Move to general-purpose register from System register. This instruction copies the value of a System register to a general-purpose register.
The System register descriptions identify valid encodings for this instruction. Other encodings are undefined. For more information see About the AArch32 System register interface and General behavior of System registers.
In an implementation that includes EL2, MRC accesses to system control registers can be trapped to Hyp mode, meaning that an attempt to execute an MRC instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception. For more information, see EL2 configurable instruction enables, disables, and traps.
Because of the range of possible traps to Hyp mode, the MRC pseudocode does not show these possible traps.
It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| != 1111 | 1 | 1 | 1 | 0 | opc1 | 1 | CRn | Rt | 1 | 1 | 1 | coproc<0> | opc2 | 1 | CRm | ||||||||||||||||
| cond | coproc<3:1> | ||||||||||||||||||||||||||||||
t = UInt(Rt); cp = if coproc<0> == '0' then 14 else 15; // Armv8-A removes UNPREDICTABLE for R13
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | opc1 | 1 | CRn | Rt | 1 | 1 | 1 | coproc<0> | opc2 | 1 | CRm | |||||||||||||
| coproc<3:1> | |||||||||||||||||||||||||||||||
t = UInt(Rt); cp = if coproc<0> == '0' then 14 else 15; // Armv8-A removes UNPREDICTABLE for R13
| <c> |
| <q> |
| <coproc> |
Is the System register encoding space,
encoded in
|
| <opc1> |
Is the opc1 parameter within the System register encoding space, in the range 0 to7, encoded in the "opc1" field. |
| <Rt> |
Is the general-purpose register to be transferred or APSR_nzcv (encoded as 0b1111), encoded in the "Rt" field. If APSR_nzcv is used, bits [31:28] of the transferred value are written to the PSTATE condition flags. |
| <CRn> |
Is the CRn parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRn" field. |
| <CRm> |
Is the CRm parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRm" field. |
| <opc2> |
Is the opc2 parameter within the System register encoding space, in the range 0 to7, encoded in the "opc2" field. |
The possible values of { <coproc>, <opc1>, <CRn>, <CRm>, <opc2> } encode the entire System register and System instruction encoding space. Not all of this space is allocated, and the System register and System instruction descriptions identify the allocated encodings.
if ConditionPassed() then EncodingSpecificOperations(); if t != 15 || AArch32.SysRegReadCanWriteAPSR(cp, ThisInstr()) then AArch32.SysRegRead(cp, ThisInstr(), t); else UNPREDICTABLE;
Internal version only: isa v01_31, pseudocode v2023-06_rel, sve v2023-06_rel ; Build timestamp: 2023-07-04T18:06
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.