Halt instruction. An HLT instruction can generate a Halt Instruction debug event, which causes entry into Debug state.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | imm16 | 0 | 0 | 0 | 0 | 0 | |||||||||||||||
HLT #<imm>
if EDSCR.HDE == '0' || !HaltingAllowed() then UNDEFINED; if HaveBTIExt() then SetBTypeCompatible(TRUE);
Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode v2023-06_rel, sve v2023-06_rel ; Build timestamp: 2023-07-04T19:42
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.