The EDITCTRL characteristics are:
Enables the external debug to switch from its default mode into integration mode, where test software can control directly the inputs and outputs of the PE, for integration testing or topology detection.
The power domain of EDITCTRL is IMPLEMENTATION DEFINED.
Implementation of this register is OPTIONAL.
EDITCTRL is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | IME |
Reserved, RES0.
Integration mode enable. When IME == 1, the device reverts to an integration mode to enable integration testing or topology detection. The integration mode behavior is IMPLEMENTATION DEFINED.
IME | Meaning |
---|---|
0b0 |
Normal operation. |
0b1 |
Integration mode enabled. |
The following resets apply:
Whichever power domain the register is implemented in, this field resets to 0.
Otherwise, the value of this field is unchanged.
Component | Offset | Instance |
---|---|---|
Debug | 0xF00 | EDITCTRL |
This interface is accessible as follows:
04/07/2023 11:24; 1b994cb0b8c6d1ae5a9a15edbc8bd6ce3b5c7d68
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.