ERRDEVID, Device Configuration Register

The ERRDEVID characteristics are:

Purpose

Provides discovery information for the component.

Configuration

ERRDEVID is implemented only as part of a memory-mapped group of error records.

Attributes

ERRDEVID is a 32-bit register.

Field descriptions

313029282726252423222120191817161514131211109876543210
RES0PFGRES0IRQCRNUM

Bits [31:22]

Reserved, RES0.

PFG, bit [21]
When RAS System Architecture v2 is implemented:

Common Fault Injection Mechanism. Describes whether any Common Fault Injection Mechanism registers are implemented in the same page as this register. Defined values are:

PFGMeaning
0b0

Any Common Fault Injection Mechanism registers are implemented in the same page as this register.

0b1

Any Common Fault Injection Mechanism registers are implemented in a separate fault injection group page.

Accessing this field has the following behavior:


Otherwise:

Reserved, RAZ.

Bit [20]

Reserved, RES0.

IRQCR, bits [19:16]

Interrupt Control registers. Describes whether the interrupt control registers are implemented. Defined values are:

IRQCRMeaning
0b0000

It is IMPLEMENTATION DEFINED whether any interrupt control registers are implemented.

0b0001

An IMPLEMENTATION DEFINED form of interrupt control registers are implemented.

0b0010

The recommended layout form of interrupt control registers are implemented, for simple interrupts.

0b0011

The recommended layout form of interrupt control registers are implemented, for message-signaled interrupts.

0b1111

Interrupt control registers are not implemented.

All other values are reserved.

Accessing this field has the following behavior:

NUM, bits [15:0]

Highest numbered index of the error records in this group, plus one. Each implemented record is owned by a node. A node might own multiple records.

This manual describes a group of error records accessed via a standard 4KB memory-mapped peripheral. For a 4KB peripheral, up to 24 error records can be accessed if the Common Fault Injection Model is implemented, and up to 56 otherwise.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

Accessing ERRDEVID

ERRDEVID can be accessed through the memory-mapped interfaces:

ComponentOffsetInstance
RAS0xFC8ERRDEVID

Accesses on this interface are RO.


04/07/2023 11:27; 1b994cb0b8c6d1ae5a9a15edbc8bd6ce3b5c7d68

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.