The TRCDEVTYPE characteristics are:
Provides discovery information for the component. If the part number field is not recognized, a debugger can report the information that is provided by TRCDEVTYPE about the component instead.
For additional information, see the CoreSight Architecture Specification.
This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCDEVTYPE are RES0.
TRCDEVTYPE is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | SUB | MAJOR |
Reserved, RES0.
Component sub-type.
SUB | Meaning |
---|---|
0b0001 |
When MAJOR == 0x3 (Trace source): Associated with a PE. |
This field reads as 0x1.
Component major type.
MAJOR | Meaning |
---|---|
0b0011 |
Trace source. |
Other values are defined by the CoreSight Architecture.
This field reads as 0x3.
External debugger accesses to this register are unaffected by the OS Lock.
Component | Offset | Instance |
---|---|---|
ETE | 0xFCC | TRCDEVTYPE |
This interface is accessible as follows:
04/07/2023 11:27; 1b994cb0b8c6d1ae5a9a15edbc8bd6ce3b5c7d68
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.