Home
last modified time | relevance | path

Searched defs:CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW (Results 1 – 13 of 13) sorted by relevance

/u-boot-v2022.01-rc1/board/terasic/de0-nano-soc/qts/
A Dsdram_config.h21 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 15 macro
/u-boot-v2022.01-rc1/board/terasic/de10-nano/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 15 macro
/u-boot-v2022.01-rc1/board/terasic/sockit/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 12 macro
/u-boot-v2022.01-rc1/board/sr1500/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 16 macro
/u-boot-v2022.01-rc1/board/devboards/dbm-soc1/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 16 macro
/u-boot-v2022.01-rc1/board/ebv/socrates/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 14 macro
/u-boot-v2022.01-rc1/board/altera/cyclone5-socdk/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 14 macro
/u-boot-v2022.01-rc1/board/aries/mcvevk/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 16 macro
/u-boot-v2022.01-rc1/board/is1/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 16 macro
/u-boot-v2022.01-rc1/board/keymile/secu1/qts/
A Dsdram_config.h37 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 16 macro
/u-boot-v2022.01-rc1/board/altera/arria5-socdk/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 19 macro
/u-boot-v2022.01-rc1/board/softing/vining_fpga/qts/
A Dsdram_config.h36 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 16 macro
/u-boot-v2022.01-rc1/board/terasic/de1-soc/qts/
A Dsdram_config.h40 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING1_TFAW 18 macro

Completed in 18 milliseconds