Home
last modified time | relevance | path

Searched defs:cpld_data (Results 1 – 10 of 10) sorted by relevance

/u-boot-v2022.01-rc1/board/freescale/t104xrdb/
A Dcpld.h12 struct cpld_data { struct
13 u8 cpld_ver; /* 0x00 - CPLD Major Revision Register */
14 u8 cpld_ver_sub; /* 0x01 - CPLD Minor Revision Register */
15 u8 hw_ver; /* 0x02 - Hardware Revision Register */
16 u8 sw_ver; /* 0x03 - Software Revision register */
40 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
/u-boot-v2022.01-rc1/board/freescale/ls1046ardb/
A Dcpld.h13 struct cpld_data { struct
14 u8 cpld_ver; /* 0x0 - CPLD Major Revision Register */
15 u8 cpld_ver_sub; /* 0x1 - CPLD Minor Revision Register */
39 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
/u-boot-v2022.01-rc1/board/freescale/t4rdb/
A Dcpld.h14 struct cpld_data { struct
15 u8 chip_id1; /* 0x00 - CPLD Chip ID1 Register */
16 u8 chip_id2; /* 0x01 - CPLD Chip ID2 Register */
17 u8 sw_maj_ver; /* 0x02 - CPLD Code Major Version Register */
18 u8 sw_min_ver; /* 0x03 - CPLD Code Minor Version Register */
19 u8 hw_ver; /* 0x04 - PCBA Version Register */
20 u8 software_on; /* 0x05 - Override Physical Switch Enable Register */
21 u8 cfg_rcw_src; /* 0x06 - RCW Source Location Control Register */
45 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
/u-boot-v2022.01-rc1/board/freescale/ls1043ardb/
A Dcpld.h12 struct cpld_data { struct
34 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
/u-boot-v2022.01-rc1/board/freescale/t102xrdb/
A Dcpld.h7 struct cpld_data { struct
8 u8 cpld_ver; /* 0x00 - CPLD Major Revision Register */
32 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
/u-boot-v2022.01-rc1/board/freescale/p2041rdb/
A Dcpld.h13 typedef struct cpld_data { struct
30 } __attribute__ ((packed)) cpld_data_t; argument
/u-boot-v2022.01-rc1/board/freescale/t208xrdb/
A Dcpld.h10 struct cpld_data { struct
30 #define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg)) argument
/u-boot-v2022.01-rc1/board/freescale/p1_p2_rdb_pc/
A Dp1_p2_rdb_pc.c58 struct cpld_data { struct
59 u8 cpld_rev_major;
60 u8 pcba_rev;
61 u8 wd_cfg;
62 u8 rst_bps_sw;
63 u8 load_default_n;
64 u8 rst_bps_wd;
88 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in board_cpld_init() argument
165 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in checkboard() local
/u-boot-v2022.01-rc1/board/freescale/ls1021atwr/
A Dls1021atwr.c79 struct cpld_data { struct
102 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in cpld_show() argument
252 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in convert_serdes_mux() local
326 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in config_board_mux() local
608 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in convert_flash_bank() local
642 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in cpld_reset_cmd() local
669 struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE); in print_serdes_mux() local
/u-boot-v2022.01-rc1/board/freescale/p1010rdb/
A Dp1010rdb.c61 struct cpld_data { struct
65 u8 twindie_ddr3;
66 u8 res1[6];
68 u8 res2[5];
69 u8 usb2_sel;
70 u8 res3[1];
71 u8 porsw_sel;
72 u8 tdm_can_sel;
74 u8 por0; /* POR Options */
75 u8 por1; /* POR Options */
[all …]

Completed in 23 milliseconds