Searched defs:pdiv (Results 1 – 10 of 10) sorted by relevance
| /u-boot-v2022.01-rc1/drivers/clk/ |
| A D | clk-cdce9xx.c | 136 u16 pdiv; in cdce9xx_clk_get_pdiv() local
173 u16 pdiv; in cdce9xx_clk_get_rate() local
185 int pdiv; in cdce9xx_clk_set_rate() local
|
| /u-boot-v2022.01-rc1/drivers/clk/exynos/ |
| A D | clk-pll.c | 22 unsigned long mdiv, sdiv, pdiv; in pll145x_get_rate() local
|
| /u-boot-v2022.01-rc1/arch/arm/cpu/armv7/iproc-common/ |
| A D | armpll.c | 17 unsigned int pdiv; member
|
| /u-boot-v2022.01-rc1/drivers/clk/imx/ |
| A D | clk-pll14xx.c | 72 u32 mdiv, pdiv, sdiv, pll_div; in clk_pll1416x_recalc_rate() local
89 u32 mdiv, pdiv, sdiv, pll_div_ctl0, pll_div_ctl1; in clk_pll1443x_recalc_rate() local
|
| A D | clk.h | 31 unsigned int pdiv; member
|
| /u-boot-v2022.01-rc1/board/samsung/trats/ |
| A D | setup.h | 229 #define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\ argument
|
| /u-boot-v2022.01-rc1/arch/arm/mach-exynos/ |
| A D | exynos4_setup.h | 340 #define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\ argument
|
| A D | exynos5_setup.h | 22 #define set_pll(mdiv, pdiv, sdiv) (1<<31 | mdiv<<16 | pdiv<<8 | sdiv) argument
|
| /u-boot-v2022.01-rc1/arch/arm/include/asm/arch-tegra/ |
| A D | bpmp_abi.h | 1366 uint16_t pdiv; /**< post divider value */ member
|
| /u-boot-v2022.01-rc1/arch/arm/include/asm/arch-imx8m/ |
| A D | clock_imx8mm.h | 41 int pdiv; member
|
Completed in 24 milliseconds