Home
last modified time | relevance | path

Searched refs:REG_DDR3_MR1_ODT_MASK (Results 1 – 3 of 3) sorted by relevance

/u-boot-v2022.01-rc1/drivers/ddr/marvell/axp/
A Dddr3_write_leveling.c683 REG_DDR3_MR1_ODT_MASK; in ddr3_write_leveling_sw()
750 reg &= REG_DDR3_MR1_ODT_MASK; in ddr3_write_leveling_sw()
841 REG_DDR3_MR1_ODT_MASK; in ddr3_write_leveling_sw()
918 REG_DDR3_MR1_ODT_MASK; in ddr3_write_leveling_sw_reg_dimm()
987 reg &= REG_DDR3_MR1_ODT_MASK; in ddr3_write_leveling_sw_reg_dimm()
1073 REG_DDR3_MR1_ODT_MASK; in ddr3_write_leveling_sw_reg_dimm()
A Dddr3_axp.h273 #define REG_DDR3_MR1_ODT_MASK 0xFFFFFDBB macro
A Dddr3_spd.c1070 reg = 0x00000044 & REG_DDR3_MR1_ODT_MASK;
1072 reg = 0x00000046 & REG_DDR3_MR1_ODT_MASK;

Completed in 11 milliseconds