Home
last modified time | relevance | path

Searched refs:CTX (Results 1 – 25 of 153) sorted by relevance

1234567

/linux/arch/x86/crypto/
A Dcamellia-x86_64-asm_64.S38 #define CTX %rdi macro
138 xorq key_table(CTX), RAB0;
170 xorq key_table(CTX), RCD0; \
200 cmpb $16, key_length(CTX);
231 cmpl $16, key_length(CTX);
340 xorq key_table(CTX), RAB0; \
348 xorq key_table(CTX), RAB1;
396 xorq key_table(CTX), RCD0; \
404 xorq key_table(CTX), RCD1; \
435 cmpb $16, key_length(CTX);
[all …]
A Dblowfish-x86_64-asm_64.S21 #define CTX %r12 macro
64 movl s0(CTX,RT0,4), RT0d; \
65 addl s1(CTX,RT1,4), RT0d; \
69 xorl s2(CTX,RT1,4), RT0d; \
70 addl s3(CTX,RT2,4), RT0d; \
74 xorq p+4*(n)(CTX), RX0;
115 movq %rdi, CTX;
152 movq %rdi, CTX;
203 movq p+4*(n)(CTX), RKEY;
297 movq %rdi, CTX
[all …]
A Dtwofish-x86_64-asm_64-3way.S24 #define CTX %rdi macro
82 op2##l T1(CTX, tmp1, 4), dst ## d;
120 addl k+4*(2*(n))(CTX), x ## d; \
122 addl k+4*(2*(n)+1)(CTX), y ## d; \
133 addl k+4*(2*(n))(CTX), x ## d; \
177 xorq w+4*m(CTX), xy ## 0; \
180 xorq w+4*m(CTX), xy ## 1; \
183 xorq w+4*m(CTX), xy ## 2;
186 xorq w+4*m(CTX), xy ## 0; \
189 xorq w+4*m(CTX), xy ## 1; \
[all …]
A Dcamellia-aesni-avx-asm_64.S28 #define CTX %rdi macro
214 leaq (key_table + (i) * 8)(CTX), %r9; \
740 ((key_table + (8) * 8) + 0)(CTX),
741 ((key_table + (8) * 8) + 4)(CTX),
742 ((key_table + (8) * 8) + 8)(CTX),
762 cmpl $16, key_length(CTX);
844 ((key_table + (8) * 8) + 8)(CTX),
846 ((key_table + (8) * 8) + 0)(CTX),
897 %xmm15, %rdx, (key_table)(CTX));
920 cmpl $16, key_length(CTX);
[all …]
A Dsha256-avx2-asm.S94 CTX = %rdi # 1st arg define
100 SRND = CTX # SRND is same register as CTX
549 mov (CTX), a
550 mov 4*1(CTX), b
551 mov 4*2(CTX), c
552 mov 4*3(CTX), d
553 mov 4*4(CTX), e
554 mov 4*5(CTX), f
555 mov 4*6(CTX), g
556 mov 4*7(CTX), h
[all …]
A Dcamellia-aesni-avx2-asm_64.S18 #define CTX %rdi macro
248 leaq (key_table + (i) * 8)(CTX), %r9; \
776 ((key_table + (8) * 8) + 0)(CTX),
777 ((key_table + (8) * 8) + 4)(CTX),
778 ((key_table + (8) * 8) + 8)(CTX),
798 cmpl $16, key_length(CTX);
880 ((key_table + (8) * 8) + 8)(CTX),
882 ((key_table + (8) * 8) + 0)(CTX),
935 %ymm15, %rdx, (key_table)(CTX));
962 cmpl $16, key_length(CTX);
[all …]
A Dtwofish-avx-x86_64-asm_64.S35 #define CTX %rdi macro
90 movl t0(CTX, RID1, 4), dst ## d; \
91 movl t1(CTX, RID2, 4), RID2d; \
96 xorl t2(CTX, RID1, 4), dst ## d; \
97 xorl t3(CTX, RID2, 4), dst ## d;
173 vbroadcastss (k+4*(2*(n)))(CTX), RK1; \
174 vbroadcastss (k+4*(2*(n)+1))(CTX), RK2; \
240 vmovdqu w(CTX), RK1;
261 vmovdqu (w+4*4)(CTX), RK1;
282 vmovdqu (w+4*4)(CTX), RK1;
[all …]
A Dcast5-avx-x86_64-asm_64.S35 #define CTX %r15 macro
146 vbroadcastss (km+(4*n))(CTX), RKM; \
156 vpxor kr(CTX), RKR, RKR;
237 movq %rdi, CTX;
262 movzbl rr(CTX), %eax;
311 movq %rdi, CTX;
323 movzbl rr(CTX), %eax;
371 movq %rdi, CTX;
409 movq %rdi, CTX;
447 movq %rdi, CTX;
[all …]
A Dsha256-avx-asm.S368 mov 4*0(CTX), a
369 mov 4*1(CTX), b
370 mov 4*2(CTX), c
371 mov 4*3(CTX), d
372 mov 4*4(CTX), e
373 mov 4*5(CTX), f
374 mov 4*6(CTX), g
375 mov 4*7(CTX), h
438 addm (4*0)(CTX),a
439 addm (4*1)(CTX),b
[all …]
A Dsha256-ssse3-asm.S377 mov 4*0(CTX), a
378 mov 4*1(CTX), b
379 mov 4*2(CTX), c
380 mov 4*3(CTX), d
381 mov 4*4(CTX), e
382 mov 4*5(CTX), f
383 mov 4*6(CTX), g
384 mov 4*7(CTX), h
451 addm (4*0)(CTX),a
452 addm (4*1)(CTX),b
[all …]
A Dcast6-avx-x86_64-asm_64.S35 #define CTX %r15 macro
146 vbroadcastss (km+(4*(nn)))(CTX), RKM; \
183 vpxor (kr+n*16)(CTX), RKR, RKR; \
259 movq %rdi, CTX;
307 movq %rdi, CTX;
351 movq %rdi, CTX;
374 movq %rdi, CTX;
398 movq %rdi, CTX;
/linux/drivers/gpu/drm/amd/display/dmub/src/
A Ddmub_reg.h51 #define REG_READ(reg) ((CTX)->funcs.reg_read((CTX)->user_ctx, REG(reg)))
54 ((CTX)->funcs.reg_write((CTX)->user_ctx, REG(reg), (val)))
59 dmub_reg_set(CTX, REG(reg_name), initial_val, n, __VA_ARGS__)
86 dmub_reg_update(CTX, REG(reg_name), n, __VA_ARGS__)
113 dmub_reg_get(CTX, REG(reg_name), FN(reg_name, field), val)
A Ddmub_dcn301.c35 #define CTX dmub macro
A Ddmub_dcn302.c35 #define CTX dmub macro
A Ddmub_dcn303.c17 #define CTX dmub macro
/linux/drivers/gpu/drm/amd/display/dc/inc/
A Dreg_helper.h40 dm_read_reg(CTX, REG(reg_name))
43 dm_write_reg(CTX, REG(reg_name), value)
55 generic_reg_set_ex(CTX, \
157 generic_reg_get(CTX, REG(reg_name), \
161 generic_reg_get2(CTX, REG(reg_name), \
166 generic_reg_get3(CTX, REG(reg_name), \
219 generic_reg_wait(CTX, \
226 generic_reg_update_ex(CTX, \
510 reg_sequence_start_gather(CTX)
514 reg_sequence_start_execute(CTX)
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn301/
A Ddcn301_hubbub.c33 #define CTX \ macro
43 #define CTX \ macro
A Ddcn301_hwseq.c33 #define CTX \ macro
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_dio_link_encoder.c38 #define CTX \ macro
215 dm_read_reg(CTX, AUX_REG(reg_name))
218 dm_write_reg(CTX, AUX_REG(reg_name), val)
/linux/drivers/gpu/drm/amd/display/dc/dcn201/
A Ddcn201_hubbub.c36 #define CTX \ macro
46 #define CTX \ macro
/linux/arch/sparc/kernel/
A Dsun4v_tlb_miss.S11 #define LOAD_ITLB_INFO(BASE, VADDR, CTX) \ argument
13 ldx [BASE + HV_FAULT_I_CTX_OFFSET], CTX;
16 #define LOAD_DTLB_INFO(BASE, VADDR, CTX) \ argument
18 ldx [BASE + HV_FAULT_D_CTX_OFFSET], CTX;
24 #define COMPUTE_TAG_TARGET(DEST, VADDR, CTX, ZERO_CTX_LABEL) \ argument
26 brz,pn CTX, ZERO_CTX_LABEL; \
A Diommu.c28 #define STC_CTXMATCH_ADDR(STC, CTX) \ argument
29 ((STC)->strbuf_ctxmatch_base + ((CTX) << 3))
70 #define IOPTE_CONSISTENT(CTX) \ argument
72 (((CTX) << 47) & IOPTE_CONTEXT))
74 #define IOPTE_STREAMING(CTX) \ argument
75 (IOPTE_CONSISTENT(CTX) | IOPTE_STBUF)
/linux/arch/sparc/net/
A Dbpf_jit_comp_64.c643 #define emit_read_y(REG, CTX) emit(RD_Y | RD(REG), CTX) argument
644 #define emit_write_y(REG, CTX) emit(WR_Y | IMMED | RS1(REG) | S13(0), CTX) argument
646 #define emit_cmp(R1, R2, CTX) \ argument
647 emit(SUBCC | RS1(R1) | RS2(R2) | RD(G0), CTX)
649 #define emit_cmpi(R1, IMM, CTX) \ argument
650 emit(SUBCC | IMMED | RS1(R1) | S13(IMM) | RD(G0), CTX)
652 #define emit_btst(R1, R2, CTX) \ argument
653 emit(ANDCC | RS1(R1) | RS2(R2) | RD(G0), CTX)
655 #define emit_btsti(R1, IMM, CTX) \ argument
656 emit(ANDCC | IMMED | RS1(R1) | S13(IMM) | RD(G0), CTX)
/linux/drivers/gpu/drm/amd/display/dc/
A Ddc_dmub_srv.c31 #define CTX dc_dmub_srv->ctx macro
32 #define DC_LOGGER CTX->logger
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_link_encoder.c37 #define CTX \ macro
305 dm_read_reg(CTX, AUX_REG(reg_name))
308 dm_write_reg(CTX, AUX_REG(reg_name), val)

Completed in 57 milliseconds

1234567