Home
last modified time | relevance | path

Searched refs:ChannelPlan (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_dev.c551 priv->ChannelPlan = priv->eeprom_ChannelPlan; in _rtl92e_read_eeprom_info()
553 priv->ChannelPlan = priv->RegChannelPlan; in _rtl92e_read_eeprom_info()
574 priv->ChannelPlan = priv->eeprom_ChannelPlan&0x7f; in _rtl92e_read_eeprom_info()
576 priv->ChannelPlan = 0x0; in _rtl92e_read_eeprom_info()
578 priv->ChannelPlan); in _rtl92e_read_eeprom_info()
597 if (priv->ChannelPlan > CHANNEL_PLAN_LEN - 1) in _rtl92e_read_eeprom_info()
598 priv->ChannelPlan = 0; in _rtl92e_read_eeprom_info()
599 priv->ChannelPlan = COUNTRY_CODE_WORLD_WIDE_13; in _rtl92e_read_eeprom_info()
607 RT_TRACE(COMP_INIT, "ChannelPlan = %d\n", priv->ChannelPlan); in _rtl92e_read_eeprom_info()
A Drtl_core.h474 u16 ChannelPlan; member
A Drtl_core.c1030 if (priv->ChannelPlan >= COUNTRY_CODE_MAX) { in _rtl92e_get_channel_map()
1033 priv->ChannelPlan = COUNTRY_CODE_FCC; in _rtl92e_get_channel_map()
1035 RT_TRACE(COMP_INIT, "Channel plan is %d\n", priv->ChannelPlan); in _rtl92e_get_channel_map()
1037 dot11d_channel_map(priv->ChannelPlan, priv->rtllib); in _rtl92e_get_channel_map()
/linux/drivers/staging/rtl8723bs/include/
A Dhal_com_phycfg.h106 void Hal_ChannelPlanToRegulation(struct adapter *Adapter, u16 ChannelPlan);
A Drtw_mlme.h342 u8 ChannelPlan; member
/linux/drivers/staging/rtl8192u/
A Dr8192U_core.c124 static struct CHANNEL_LIST ChannelPlan[] = { variable
176 if (ChannelPlan[channel_plan].Len != 0) { in rtl819x_set_channel_map()
181 for (i = 0; i < ChannelPlan[channel_plan].Len; i++) { in rtl819x_set_channel_map()
182 …if (ChannelPlan[channel_plan].Channel[i] < min_chan || ChannelPlan[channel_plan].Channel[i] > max_… in rtl819x_set_channel_map()
184 GET_DOT11D_INFO(ieee)->channel_map[ChannelPlan[channel_plan].Channel[i]] = 1; in rtl819x_set_channel_map()
2301 priv->ChannelPlan = priv->eeprom_ChannelPlan; in rtl8192_read_eeprom_info()
2513 if (priv->ChannelPlan > COUNTRY_CODE_GLOBAL_DOMAIN) { in rtl8192_get_channel_map()
2516 priv->ChannelPlan = 0; in rtl8192_get_channel_map()
2518 RT_TRACE(COMP_INIT, "Channel plan is %d\n", priv->ChannelPlan); in rtl8192_get_channel_map()
2520 rtl819x_set_channel_map(priv->ChannelPlan, priv); in rtl8192_get_channel_map()
A Dr8192U.h957 u8 ChannelPlan; member
/linux/drivers/staging/r8188eu/include/
A Drtl8188e_hal.h116 enum ChannelPlan { enum
A Drtw_mlme.h369 u8 ChannelPlan; member
/linux/drivers/staging/rtl8712/
A Drtl871x_cmd.h321 enum _RT_CHANNEL_DOMAIN ChannelPlan; member
A Drtl871x_cmd.c247 psetchplanpara->ChannelPlan = chplan; in r8712_set_chplan_cmd()
/linux/drivers/staging/rtl8723bs/hal/
A Dhal_com_phycfg.c858 void Hal_ChannelPlanToRegulation(struct adapter *Adapter, u16 ChannelPlan) in Hal_ChannelPlanToRegulation() argument
863 switch (ChannelPlan) { in Hal_ChannelPlanToRegulation()
A Drtl8723b_hal_init.c2375 padapter->mlmepriv.ChannelPlan = hal_com_config_channel_plan( in Hal_EfuseParseChnlPlan_8723B()
2383 Hal_ChannelPlanToRegulation(padapter, padapter->mlmepriv.ChannelPlan); in Hal_EfuseParseChnlPlan_8723B()
/linux/drivers/staging/rtl8723bs/core/
A Drtw_mlme_ext.c335 static u8 init_channel_set(struct adapter *padapter, u8 ChannelPlan, struct rt_channel_info *channe… in init_channel_set() argument
343 if (ChannelPlan >= RT_CHANNEL_DOMAIN_MAX && ChannelPlan != RT_CHANNEL_DOMAIN_REALTEK_DEFINE) in init_channel_set()
348 if (RT_CHANNEL_DOMAIN_REALTEK_DEFINE == ChannelPlan) in init_channel_set()
351 Index2G = RTW_ChannelPlanMap[ChannelPlan].Index2G; in init_channel_set()
358 …if ((RT_CHANNEL_DOMAIN_GLOBAL_DOAMIN == ChannelPlan) ||/* Channel 1~11 is active, and 12~14 is pas… in init_channel_set()
359 (RT_CHANNEL_DOMAIN_GLOBAL_NULL == ChannelPlan)) { in init_channel_set()
364 } else if (RT_CHANNEL_DOMAIN_WORLD_WIDE_13 == ChannelPlan || in init_channel_set()
398 …pmlmeext->max_chan_nums = init_channel_set(padapter, pmlmepriv->ChannelPlan, pmlmeext->channel_set… in init_mlme_ext_priv()
A Drtw_cmd.c1193 padapter->mlmepriv.ChannelPlan = chplan; in rtw_set_chplan_cmd()
/linux/drivers/staging/r8188eu/core/
A Drtw_mlme_ext.c308 static u8 init_channel_set(struct adapter *padapter, u8 ChannelPlan, struct rt_channel_info *channe… in init_channel_set() argument
316 if (ChannelPlan >= RT_CHANNEL_DOMAIN_MAX && ChannelPlan != RT_CHANNEL_DOMAIN_REALTEK_DEFINE) { in init_channel_set()
317 DBG_88E("ChannelPlan ID %x error !!!!!\n", ChannelPlan); in init_channel_set()
323 if (RT_CHANNEL_DOMAIN_REALTEK_DEFINE == ChannelPlan) in init_channel_set()
326 Index2G = RTW_ChannelPlanMap[ChannelPlan].Index2G; in init_channel_set()
333 …if ((RT_CHANNEL_DOMAIN_GLOBAL_DOAMIN == ChannelPlan) ||/* Channel 1~11 is active, and 12~14 is pas… in init_channel_set()
334 (RT_CHANNEL_DOMAIN_GLOBAL_DOAMIN_2G == ChannelPlan)) { in init_channel_set()
339 } else if (RT_CHANNEL_DOMAIN_WORLD_WIDE_13 == ChannelPlan || in init_channel_set()
372 …pmlmeext->max_chan_nums = init_channel_set(padapter, pmlmepriv->ChannelPlan, pmlmeext->channel_set… in init_mlme_ext_priv()
A Drtw_cmd.c890 padapter->mlmepriv.ChannelPlan = chplan; in rtw_set_chplan_cmd()
/linux/drivers/staging/r8188eu/hal/
A Drtl8188e_hal_init.c2055 padapter->mlmepriv.ChannelPlan = in rtl8188e_EfuseParseChnlPlan()
2061 DBG_88E("mlmepriv.ChannelPlan = 0x%02x\n", padapter->mlmepriv.ChannelPlan); in rtl8188e_EfuseParseChnlPlan()
/linux/drivers/staging/r8188eu/os_dep/
A Dioctl_linux.c2116 DBG_88E("%s set channel_plan = 0x%02X\n", __func__, pmlmepriv->ChannelPlan); in rtw_wx_set_channel_plan()

Completed in 91 milliseconds