Home
last modified time | relevance | path

Searched refs:DOMAIN0_PG_STATUS (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_hwseq.h218 SR(DOMAIN0_PG_STATUS), \
272 SR(DOMAIN0_PG_STATUS), \
329 SR(DOMAIN0_PG_STATUS), \
433 SR(DOMAIN0_PG_STATUS), \
489 SR(DOMAIN0_PG_STATUS), \
608 uint32_t DOMAIN0_PG_STATUS; member
795 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
850 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
897 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
948 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN0_PGFSM_PWR_STATUS, mask_sh), \
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn302/
A Ddcn302_hwseq.c117 REG_WAIT(DOMAIN0_PG_STATUS, in dcn302_hubp_pg_control()
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_hwseq.c470 REG_WAIT(DOMAIN0_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, pwr_status, 1, 1000); in dcn31_hubp_pg_control()
A Ddcn31_resource.c856 SR(DOMAIN0_PG_STATUS), \
896 HWS_SF(, DOMAIN0_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_hwseq.c511 REG_WAIT(DOMAIN0_PG_STATUS, in dcn20_hubp_pg_control()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_hw_sequencer.c697 REG_WAIT(DOMAIN0_PG_STATUS, in dcn10_hubp_pg_control()

Completed in 22 milliseconds