Home
last modified time | relevance | path

Searched refs:FACTOR (Results 1 – 25 of 28) sorted by relevance

12

/linux/drivers/clk/mediatek/
A Dclk-mt8195-topckgen.c32 FACTOR(CLK_TOP_CLK26M_D2, "clk26m_d2", "clk26m", 1, 2),
34 FACTOR(CLK_TOP_IN_DGI_D2, "in_dgi_d2", "in_dgi", 1, 2),
35 FACTOR(CLK_TOP_IN_DGI_D4, "in_dgi_d4", "in_dgi", 1, 4),
77 FACTOR(CLK_TOP_APLL1_D3, "apll1_d3", "apll1", 1, 3),
78 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
79 FACTOR(CLK_TOP_APLL2_D3, "apll2_d3", "apll2", 1, 3),
80 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),
81 FACTOR(CLK_TOP_APLL3_D4, "apll3_d4", "apll3", 1, 4),
82 FACTOR(CLK_TOP_APLL4_D4, "apll4_d4", "apll4", 1, 4),
83 FACTOR(CLK_TOP_APLL5_D4, "apll5_d4", "apll5", 1, 4),
[all …]
A Dclk-mt8135.c22 FACTOR(CLK_TOP_CLKPH_MCK, "clkph_mck", "clk_null", 1, 1),
38 FACTOR(CLK_TOP_MMPLL_D2, "mmpll_d2", "mmpll", 1, 2),
39 FACTOR(CLK_TOP_MMPLL_D3, "mmpll_d3", "mmpll", 1, 3),
40 FACTOR(CLK_TOP_MMPLL_D5, "mmpll_d5", "mmpll", 1, 5),
41 FACTOR(CLK_TOP_MMPLL_D7, "mmpll_d7", "mmpll", 1, 7),
42 FACTOR(CLK_TOP_MMPLL_D4, "mmpll_d4", "mmpll_d2", 1, 2),
43 FACTOR(CLK_TOP_MMPLL_D6, "mmpll_d6", "mmpll_d3", 1, 2),
78 FACTOR(CLK_TOP_APLL, "apll_ck", "audpll", 1, 1),
79 FACTOR(CLK_TOP_APLL_D4, "apll_d4", "audpll", 1, 4),
80 FACTOR(CLK_TOP_APLL_D8, "apll_d8", "audpll", 1, 8),
[all …]
A Dclk-mt7629.c394 FACTOR(CLK_TOP_RTC, "rtc", "clkxtal", 1, 1024),
398 FACTOR(CLK_TOP_MEMPLL, "mempll", "clkxtal", 32, 1),
399 FACTOR(CLK_TOP_DMPLL, "dmpll_ck", "mempll", 1, 1),
400 FACTOR(CLK_TOP_DMPLL_D4, "dmpll_d4", "mempll", 1, 4),
401 FACTOR(CLK_TOP_DMPLL_D8, "dmpll_d8", "mempll", 1, 8),
417 FACTOR(CLK_TOP_UNIVPLL, "univpll", "univ2pll", 1, 2),
435 FACTOR(CLK_TOP_HD_FAXI, "hd_faxi", "axi_sel", 1, 1),
436 FACTOR(CLK_TOP_FAXI, "faxi", "axi_sel", 1, 1),
441 FACTOR(CLK_TOP_SPI, "spi", "spi0_sel", 1, 1),
442 FACTOR(CLK_TOP_SF, "sf", "nfi_infra_sel", 1, 1),
[all …]
A Dclk-mt6779.c26 FACTOR(CLK_TOP_CLK13M, "clk13m", "clk26m", 1, 2),
70 FACTOR(CLK_TOP_APLL1_CK, "apll1_ck", "apll1", 1, 1),
71 FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1", 1, 2),
72 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
103 FACTOR(CLK_TOP_OSC_D2, "osc_d2", "osc", 1, 2),
104 FACTOR(CLK_TOP_OSC_D4, "osc_d4", "osc", 1, 4),
105 FACTOR(CLK_TOP_OSC_D8, "osc_d8", "osc", 1, 8),
106 FACTOR(CLK_TOP_OSC_D10, "osc_d10", "osc", 1, 10),
107 FACTOR(CLK_TOP_OSC_D16, "osc_d16", "osc", 1, 16),
109 FACTOR(CLK_TOP_OSC2_D2, "osc2_d2", "osc2", 1, 2),
[all …]
A Dclk-mt2712.c39 FACTOR(CLK_TOP_SYS_26M, "sys_26m", "clk26m", 1,
41 FACTOR(CLK_TOP_CLK26M_D2, "clk26m_d2", "sys_26m", 1,
54 FACTOR(CLK_TOP_SYSPLL, "syspll_ck", "mainpll", 1,
84 FACTOR(CLK_TOP_UNIVPLL, "univpll_ck", "univpll", 1,
132 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1,
134 FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1_ck", 1,
142 FACTOR(CLK_TOP_APLL2, "apll2_ck", "apll2", 1,
172 FACTOR(CLK_TOP_CVBS, "cvbs", "cvbspll", 1,
174 FACTOR(CLK_TOP_CVBS_D2, "cvbs_d2", "cvbs", 1,
176 FACTOR(CLK_TOP_MMPLL, "mmpll_ck", "mmpll", 1,
[all …]
A Dclk-mt2701.c58 FACTOR(CLK_TOP_SYSPLL, "syspll_ck", "mainpll", 1, 1),
59 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
60 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll", 1, 3),
61 FACTOR(CLK_TOP_SYSPLL_D5, "syspll_d5", "mainpll", 1, 5),
75 FACTOR(CLK_TOP_UNIVPLL, "univpll_ck", "univpll", 1, 1),
87 FACTOR(CLK_TOP_8BDAC, "8bdac_ck", "univpll_d2", 1, 1),
102 FACTOR(CLK_TOP_MMPLL, "mmpll_ck", "mmpll", 1, 1),
103 FACTOR(CLK_TOP_MMPLL_D2, "mmpll_d2", "mmpll", 1, 2),
109 FACTOR(CLK_TOP_TVDPLL, "tvdpll_ck", "tvdpll", 1, 1),
117 FACTOR(CLK_TOP_MIPIPLL, "mipipll", "dpi_ck", 1, 1),
[all …]
A Dclk-mt6797.c26 FACTOR(CLK_TOP_SYSPLL_CK, "syspll_ck", "mainpll", 1, 1),
27 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
32 FACTOR(CLK_TOP_SYSPLL_D3, "syspll_d3", "mainpll", 1, 3),
37 FACTOR(CLK_TOP_SYSPLL_D5, "syspll_d5", "mainpll", 1, 5),
40 FACTOR(CLK_TOP_SYSPLL_D7, "syspll_d7", "mainpll", 1, 7),
67 FACTOR(CLK_TOP_APLL1_CK, "apll1_ck", "apll1", 1, 1),
68 FACTOR(CLK_TOP_APLL2_CK, "apll2_ck", "apll2", 1, 1),
69 FACTOR(CLK_TOP_MFGPLL_CK, "mfgpll_ck", "mfgpll", 1, 1),
71 FACTOR(CLK_TOP_IMGPLL_CK, "imgpll_ck", "imgpll", 1, 1),
77 FACTOR(CLK_TOP_TVDPLL_CK, "tvdpll_ck", "tvdpll", 1, 1),
[all …]
A Dclk-mt8173.c47 FACTOR(CLK_TOP_UNIV_624M, "univ_624m", "univpll", 1, 2),
48 FACTOR(CLK_TOP_UNIV_416M, "univ_416m", "univpll", 1, 3),
51 FACTOR(CLK_TOP_UNIV_48M, "univ_48m", "univpll", 1, 26),
55 FACTOR(CLK_TOP_FPC, "fpc_ck", "clk26m", 1, 1),
63 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
64 FACTOR(CLK_TOP_APLL2, "apll2_ck", "apll2", 1, 1),
66 FACTOR(CLK_TOP_DMPLL, "dmpll_ck", "clkph_mck_o", 1, 1),
76 FACTOR(CLK_TOP_MMPLL, "mmpll_ck", "mmpll", 1, 1),
77 FACTOR(CLK_TOP_MMPLL_D2, "mmpll_d2", "mmpll", 1, 2),
79 FACTOR(CLK_TOP_MSDCPLL, "msdcpll_ck", "msdcpll", 1, 1),
[all …]
A Dclk-mt6765.c102 FACTOR(CLK_TOP_USB20_192M_D16,
104 FACTOR(CLK_TOP_USB20_192M_D32,
117 FACTOR(CLK_TOP_MMPLL, "mmpll_ck", "mmpll", 1, 1),
119 FACTOR(CLK_TOP_MPLL, "mpll_ck", "mpll", 1, 1),
136 FACTOR(CLK_TOP_AXI, "axi_ck", "axi_sel", 1, 1),
137 FACTOR(CLK_TOP_MM, "mm_ck", "mm_sel", 1, 1),
138 FACTOR(CLK_TOP_SCP, "scp_ck", "scp_sel", 1, 1),
139 FACTOR(CLK_TOP_MFG, "mfg_ck", "mfg_sel", 1, 1),
141 FACTOR(CLK_TOP_SPI, "spi_ck", "spi_sel", 1, 1),
150 FACTOR(CLK_TOP_I2C, "i2c_ck", "i2c_sel", 1, 1),
[all …]
A Dclk-mt8183.c32 FACTOR(CLK_TOP_CLK13M, "clk13m", "clk26m", 1, 2),
110 FACTOR(CLK_TOP_APLL1_CK, "apll1_ck", "apll1", 1,
112 FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1", 1,
114 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1,
116 FACTOR(CLK_TOP_APLL1_D8, "apll1_d8", "apll1", 1,
118 FACTOR(CLK_TOP_APLL2_CK, "apll2_ck", "apll2", 1,
120 FACTOR(CLK_TOP_APLL2_D2, "apll2_d2", "apll2", 1,
168 FACTOR(CLK_TOP_OSC_D2, "osc_d2", "osc", 1,
170 FACTOR(CLK_TOP_OSC_D4, "osc_d4", "osc", 1,
172 FACTOR(CLK_TOP_OSC_D8, "osc_d8", "osc", 1,
[all …]
A Dclk-mt8192.c64 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
65 FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1", 1, 2),
66 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
67 FACTOR(CLK_TOP_APLL1_D8, "apll1_d8", "apll1", 1, 8),
68 FACTOR(CLK_TOP_APLL2, "apll2_ck", "apll2", 1, 1),
69 FACTOR(CLK_TOP_APLL2_D2, "apll2_d2", "apll2", 1, 2),
70 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),
71 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "apll2", 1, 8),
90 FACTOR(CLK_TOP_OSC_D2, "osc_d2", "ulposc", 1, 2),
91 FACTOR(CLK_TOP_OSC_D4, "osc_d4", "ulposc", 1, 4),
[all …]
A Dclk-mt7622.c389 FACTOR(CLK_TOP_P1_1MHZ, "p1_1mhz", "eth1pll", 1, 500),
391 FACTOR(CLK_TOP_P0_1MHZ, "p0_1mhz", "eth1pll", 1, 500),
393 FACTOR(CLK_TOP_RTC, "rtc", "clkxtal", 1, 1024),
394 FACTOR(CLK_TOP_MEMPLL, "mempll", "clkxtal", 32, 1),
395 FACTOR(CLK_TOP_DMPLL, "dmpll_ck", "mempll", 1, 1),
396 FACTOR(CLK_TOP_SYSPLL_D2, "syspll_d2", "mainpll", 1, 2),
408 FACTOR(CLK_TOP_UNIVPLL, "univpll", "univ2pll", 1, 2),
424 FACTOR(CLK_TOP_UNIV48M, "univ48m", "univpll", 1, 25),
427 FACTOR(CLK_TOP_AUD1PLL, "aud1pll_ck", "aud1pll", 1, 1),
428 FACTOR(CLK_TOP_AUD2PLL, "aud2pll_ck", "aud2pll", 1, 1),
[all …]
A Dclk-mt8167.c32 FACTOR(CLK_TOP_DMPLL, "dmpll_ck", "mempll", 1, 1),
58 FACTOR(CLK_TOP_MMPLL380M, "mmpll380m", "mmpll", 1, 1),
59 FACTOR(CLK_TOP_MMPLL_D2, "mmpll_d2", "mmpll", 1, 2),
61 FACTOR(CLK_TOP_LVDSPLL, "lvdspll_ck", "lvdspll", 1, 1),
66 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
67 FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1_ck", 1, 2),
70 FACTOR(CLK_TOP_APLL2, "apll2_ck", "apll2", 1, 1),
74 FACTOR(CLK_TOP_CLK26M, "clk26m_ck", "clk26m", 1, 1),
76 FACTOR(CLK_TOP_MIPI_26M, "mipi_26m", "clk26m", 1, 1),
77 FACTOR(CLK_TOP_TVDPLL, "tvdpll_ck", "tvdpll", 1, 1),
[all …]
A Dclk-mt8516.c28 FACTOR(CLK_TOP_DMPLL, "dmpll_ck", "mempll", 1, 1),
29 FACTOR(CLK_TOP_MAINPLL_D2, "mainpll_d2", "mainpll", 1, 2),
30 FACTOR(CLK_TOP_MAINPLL_D4, "mainpll_d4", "mainpll", 1, 4),
31 FACTOR(CLK_TOP_MAINPLL_D8, "mainpll_d8", "mainpll", 1, 8),
54 FACTOR(CLK_TOP_MMPLL380M, "mmpll380m", "mmpll", 1, 1),
55 FACTOR(CLK_TOP_MMPLL_D2, "mmpll_d2", "mmpll", 1, 2),
58 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
59 FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1_ck", 1, 2),
62 FACTOR(CLK_TOP_APLL2, "apll2_ck", "apll2", 1, 1),
66 FACTOR(CLK_TOP_CLK26M, "clk26m_ck", "clk26m", 1, 1),
[all …]
A Dclk-mtk.h48 #define FACTOR(_id, _name, _parent, _mult, _div) { \ macro
/linux/drivers/clk/rockchip/
A Dclk-rk3128.c202 FACTOR(PLL_GPLL_DIV2, "gpll_div2", "gpll", 0, 1, 2),
203 FACTOR(PLL_GPLL_DIV3, "gpll_div3", "gpll", 0, 1, 3),
215 FACTOR(SCLK_DDRC, "clk_ddrc", "ddrphy2x", 0, 1, 2),
216 FACTOR(0, "clk_ddrphy", "ddrphy2x", 0, 1, 2),
254 FACTOR(HCLK_VEPU, "hclk_vepu", "aclk_vepu", 0, 1, 4),
347 FACTOR(0, "xin12m", "xin24m", 0, 1, 2),
A Dclk-rk3568.c473 FACTOR(0, "xin_osc0_half", "xin24m", 0, 1, 2),
913 FACTOR(0, "clk_gmac0_tx_div5", "clk_gmac0", 0, 1, 5),
914 FACTOR(0, "clk_gmac0_tx_div50", "clk_gmac0", 0, 1, 50),
915 FACTOR(0, "clk_gmac0_rx_div2", "clk_gmac0", 0, 1, 2),
916 FACTOR(0, "clk_gmac0_rx_div20", "clk_gmac0", 0, 1, 20),
967 FACTOR(0, "clk_gmac1_tx_div5", "clk_gmac1", 0, 1, 5),
968 FACTOR(0, "clk_gmac1_tx_div50", "clk_gmac1", 0, 1, 50),
969 FACTOR(0, "clk_gmac1_rx_div2", "clk_gmac1", 0, 1, 2),
1454 FACTOR(0, "ppll_ph0", "ppll", 0, 1, 2),
1455 FACTOR(0, "ppll_ph180", "ppll", 0, 1, 2),
[all …]
A Dclk-rk3036.c177 FACTOR(0, "xin12m", "xin24m", 0, 1, 2),
189 FACTOR(0, "ddrphy", "ddrphy2x", 0, 1, 2),
356 FACTOR(0, "sclk_macref_out", "hclk_peri_src", 0, 1, 2),
A Dclk-rv1108.c464 FACTOR(0, "sclk_cvbs_27m", "sclk_cvbs_host", 0, 1, 2),
498 FACTOR(0, "xin12m", "xin24m", 0, 1, 2),
675 FACTOR(0, "clk_ddr", "clk_ddrphy_src", 0, 1, 2),
A Dclk-px30.c271 FACTOR(0, "xin12m", "xin24m", 0, 1, 2),
554 FACTOR(0, "clk_gmac_rx_tx_div2", "clk_gmac_rx_tx", 0, 1, 2),
555 FACTOR(0, "clk_gmac_rx_tx_div20", "clk_gmac_rx_tx", 0, 1, 20),
A Dclk-rk3308.c286 FACTOR(0, "xin12m", "xin24m", 0, 1, 2),
539 FACTOR(0, "clk_mac_rx_tx_div2", "clk_mac_rx_tx", 0, 1, 2),
540 FACTOR(0, "clk_mac_rx_tx_div20", "clk_mac_rx_tx", 0, 1, 20),
A Dclk.h764 #define FACTOR(_id, cname, pname, f, fm, fd) \ macro
866 FACTOR(_id, cname, pname, 0, 1, 1)
A Dclk-rk3228.c415 FACTOR(0, "xin12m", "xin24m", 0, 1, 2),
A Dclk-rk3188.c343 FACTOR(0, "xin12m", "xin24m", 0, 1, 2),
/linux/drivers/gpu/drm/i915/display/
A Dintel_panel.c326 #define FACTOR (1 << ACCURACY) in panel_fitter_scaling() macro
327 u32 ratio = source * FACTOR / target; in panel_fitter_scaling()
328 return (FACTOR * ratio + FACTOR/2) / FACTOR; in panel_fitter_scaling()

Completed in 101 milliseconds

12