Home
last modified time | relevance | path

Searched refs:GATE_TOP2 (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/clk/mediatek/
A Dclk-mt8516.c536 #define GATE_TOP2(_id, _name, _parent, _shift) { \ macro
614 GATE_TOP2(CLK_TOP_MSDC2, "msdc2", "ahb_infra_sel", 0),
615 GATE_TOP2(CLK_TOP_RBIST, "rbist", "univpll_d12", 1),
617 GATE_TOP2(CLK_TOP_GCE, "gce", "ahb_infra_sel", 4),
618 GATE_TOP2(CLK_TOP_TRNG, "trng", "ahb_infra_sel", 5),
619 GATE_TOP2(CLK_TOP_SEJ_13M, "sej_13m", "clk26m_ck", 6),
620 GATE_TOP2(CLK_TOP_AES, "aes", "ahb_infra_sel", 7),
621 GATE_TOP2(CLK_TOP_PWM_B, "pwm_b", "rg_pwm_infra", 8),
627 GATE_TOP2(CLK_TOP_USB_1P, "usb_1p", "usb_78m", 14),
636 GATE_TOP2(CLK_TOP_UART2, "uart2", "rg_uart2", 25),
[all …]
A Dclk-mt8167.c765 #define GATE_TOP2(_id, _name, _parent, _shift) { \ macro
851 GATE_TOP2(CLK_TOP_MSDC2, "msdc2", "ahb_infra_sel", 0),
852 GATE_TOP2(CLK_TOP_RBIST, "rbist", "univpll_d12", 1),
854 GATE_TOP2(CLK_TOP_GCE, "gce", "ahb_infra_sel", 4),
855 GATE_TOP2(CLK_TOP_TRNG, "trng", "ahb_infra_sel", 5),
857 GATE_TOP2(CLK_TOP_AES, "aes", "ahb_infra_sel", 7),
858 GATE_TOP2(CLK_TOP_PWM_B, "pwm_b", "rg_pwm_infra", 8),
864 GATE_TOP2(CLK_TOP_USB_1P, "usb_1p", "usb_78m", 14),
869 GATE_TOP2(CLK_TOP_32K_CEC, "cec_32k", "clk32k", 18),
876 GATE_TOP2(CLK_TOP_UART2, "uart2", "rg_uart2", 25),
[all …]
A Dclk-mt6765.c503 #define GATE_TOP2(_id, _name, _parent, _shift) { \ macro
531 GATE_TOP2(CLK_TOP_APLL12_DIV0, "apll12_div0", "aud_1_ck", 2),
532 GATE_TOP2(CLK_TOP_APLL12_DIV1, "apll12_div1", "aud_1_ck", 3),
533 GATE_TOP2(CLK_TOP_APLL12_DIV2, "apll12_div2", "aud_1_ck", 4),
534 GATE_TOP2(CLK_TOP_APLL12_DIV3, "apll12_div3", "aud_1_ck", 5),

Completed in 8 milliseconds