Home
last modified time | relevance | path

Searched refs:HDMI_ACR_32_1 (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_stream_encoder.h78 SRI(HDMI_ACR_32_1, DIG, id),\
182 SE_SF(HDMI_ACR_32_1, HDMI_ACR_N_32, mask_sh),\
681 uint32_t HDMI_ACR_32_1; member
A Ddce_stream_encoder.c1322 REG_UPDATE(HDMI_ACR_32_1, HDMI_ACR_N_32, audio_clock_info.n_32khz); in dce110_se_setup_hdmi_audio()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_stream_encoder.h69 SRI(HDMI_ACR_32_1, DIG, id),\
158 uint32_t HDMI_ACR_32_1; member
A Ddcn10_stream_encoder.c1289 REG_UPDATE(HDMI_ACR_32_1, HDMI_ACR_N_32, audio_clock_info.n_32khz); in enc1_se_setup_hdmi_audio()
/linux/drivers/gpu/drm/radeon/
A Devergreen_hdmi.c89 WREG32(HDMI_ACR_32_1 + offset, acr->n_32khz); in evergreen_hdmi_update_acr()
A Drv770d.h789 #define HDMI_ACR_32_1 0x74b0 macro
A Devergreend.h643 #define HDMI_ACR_32_1 0x70e0 macro
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_dio_stream_encoder.h71 SRI(HDMI_ACR_32_1, DIG, id),\
A Ddcn30_dio_stream_encoder.c755 REG_UPDATE(HDMI_ACR_32_1, HDMI_ACR_N_32, audio_clock_info.n_32khz); in enc3_se_setup_hdmi_audio()
/linux/drivers/gpu/drm/amd/amdgpu/
A Ddce_v6_0.c1427 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz); in dce_v6_0_audio_set_acr()
A Ddce_v10_0.c1497 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz); in dce_v10_0_afmt_update_ACR()
A Ddce_v11_0.c1539 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz); in dce_v11_0_afmt_update_ACR()

Completed in 52 milliseconds