Home
last modified time | relevance | path

Searched refs:HDMI_INFOFRAME_CONTROL1 (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_stream_encoder.h73 SRI(HDMI_INFOFRAME_CONTROL1, DIG, id), \
145 SE_SF(HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, mask_sh),\
153 SE_SF(HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, mask_sh),\
676 uint32_t HDMI_INFOFRAME_CONTROL1; member
A Ddce_stream_encoder.c658 REG_UPDATE(HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, in dce110_stream_encoder_hdmi_set_stream_attribute()
772 REG_UPDATE(HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, in dce110_stream_encoder_update_hdmi_info_packets()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_stream_encoder.h64 SRI(HDMI_INFOFRAME_CONTROL1, DIG, id), \
153 uint32_t HDMI_INFOFRAME_CONTROL1; member
A Ddcn10_stream_encoder.c604 REG_UPDATE(HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, in enc1_stream_encoder_hdmi_set_stream_attribute()
/linux/drivers/gpu/drm/radeon/
A Devergreen_hdmi.c223 WREG32_P(HDMI_INFOFRAME_CONTROL1 + offset, in evergreen_set_avi_packet()
A Drv770d.h714 #define HDMI_INFOFRAME_CONTROL1 0x7418 macro
A Devergreend.h564 #define HDMI_INFOFRAME_CONTROL1 0x7048 macro
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_dio_stream_encoder.h66 SRI(HDMI_INFOFRAME_CONTROL1, DIG, id), \
A Ddcn30_dio_stream_encoder.c664 REG_UPDATE(HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, in enc3_stream_encoder_hdmi_set_stream_attribute()
/linux/drivers/gpu/drm/amd/amdgpu/
A Ddce_v6_0.c1483 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, in dce_v6_0_audio_set_avi_infoframe()
1596 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2); in dce_v6_0_audio_hdmi_enable()
A Ddce_v10_0.c1655 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, 2); in dce_v10_0_afmt_setmode()
1733 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2); in dce_v10_0_afmt_setmode()
A Ddce_v11_0.c1697 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, 2); in dce_v11_0_afmt_setmode()
1775 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2); in dce_v11_0_afmt_setmode()

Completed in 62 milliseconds