Searched refs:INTEL_ARCH_EVENT_MASK (Results 1 – 4 of 4) sorted by relevance
| /linux/arch/x86/events/ |
| A D | perf_event.h | 97 ((config & INTEL_ARCH_EVENT_MASK) >= INTEL_TD_METRIC_RETIRING) && in is_metric_event()
98 ((config & INTEL_ARCH_EVENT_MASK) <= INTEL_TD_METRIC_MAX); in is_metric_event()
427 INTEL_ARCH_EVENT_MASK)
433 EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK)
444 __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK, \
496 INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \
501 INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \
508 INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \
513 INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \
520 INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \
[all …]
|
| /linux/arch/x86/include/asm/ |
| A D | perf_event.h | 48 #define INTEL_ARCH_EVENT_MASK \ macro
|
| /linux/arch/x86/events/intel/ |
| A D | core.c | 3084 event->hw.config &= ~INTEL_ARCH_EVENT_MASK; in intel_fixup_er()
3088 event->hw.config &= ~INTEL_ARCH_EVENT_MASK; in intel_fixup_er()
3738 return (event->attr.config & INTEL_ARCH_EVENT_MASK) == X86_CONFIG(.event=0xcd, .umask=0x01); in is_mem_loads_event()
3743 return (event->attr.config & INTEL_ARCH_EVENT_MASK) == X86_CONFIG(.event=0x03, .umask=0x82); in is_mem_loads_aux_event()
3776 if ((event->attr.config & INTEL_ARCH_EVENT_MASK) == INTEL_FIXED_VLBR_EVENT) in intel_pmu_hw_config()
4213 if ((event->hw.config & INTEL_ARCH_EVENT_MASK) == in bdw_limit_period()
|
| A D | ds.c | 1090 ((attr->config & INTEL_ARCH_EVENT_MASK) == in pebs_update_adaptive_cfg()
|
Completed in 25 milliseconds