Searched refs:REG_UPDATE_4 (Results 1 – 16 of 16) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
| A D | dcn31_hpo_dp_link_encoder.c | 111 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
120 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
129 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
134 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
143 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
148 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
157 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
162 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
171 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
176 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG, in dcn31_hpo_dp_link_enc_set_link_test_pattern()
[all …]
|
| A D | dcn31_optc.c | 194 REG_UPDATE_4(OTG_V_TOTAL_CONTROL, in optc31_set_drr()
204 REG_UPDATE_4(OTG_V_TOTAL_CONTROL, in optc31_set_drr()
|
| A D | dcn31_hpo_dp_stream_encoder.c | 657 REG_UPDATE_4(DP_SYM32_ENC_SDP_AUDIO_CONTROL0, in dcn31_hpo_dp_stream_enc_audio_disable()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_hubp.c | 142 REG_UPDATE_4(DCSURF_SURFACE_CONTROL, in hubp3_program_surface_flip_and_addr()
272 REG_UPDATE_4(DCSURF_SURFACE_CONTROL, in hubp3_program_surface_flip_and_addr()
328 REG_UPDATE_4(DCSURF_ADDR_CONFIG, in hubp3_program_tiling()
347 REG_UPDATE_4(DCSURF_SURFACE_CONTROL, in hubp3_dcc_control()
|
| /linux/drivers/gpu/drm/amd/display/dmub/src/ |
| A D | dmub_reg.h | 103 #define REG_UPDATE_4(reg, f1, v1, f2, v2, f3, v3, f4, v4) \ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_opp.c | 259 REG_UPDATE_4(DPG_CONTROL, in opp2_set_disp_pattern_generator()
|
| A D | dcn20_hubp.c | 320 REG_UPDATE_4(DCSURF_TILING_CONFIG, in hubp2_program_tiling()
415 REG_UPDATE_4(DCSURF_SURFACE_CONTROL, in hubp2_dcc_control()
610 REG_UPDATE_4(CURSOR_CONTROL, in hubp2_cursor_set_attributes()
767 REG_UPDATE_4(DCSURF_SURFACE_CONTROL, in hubp2_program_surface_flip_and_addr()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_optc.c | 957 REG_UPDATE_4(OTG_V_TOTAL_CONTROL, in optc1_set_drr()
1045 REG_UPDATE_4(OTG_TEST_PATTERN_CONTROL, in optc1_set_test_pattern()
1145 REG_UPDATE_4(OTG_TEST_PATTERN_CONTROL, in optc1_set_test_pattern()
|
| A D | dcn10_hubp.c | 156 REG_UPDATE_4(DCSURF_TILING_CONFIG, in hubp1_program_tiling()
418 REG_UPDATE_4(DCSURF_SURFACE_CONTROL, in hubp1_program_surface_flip_and_addr()
528 REG_UPDATE_4(DCSURF_SURFACE_CONTROL, in hubp1_dcc_control()
|
| A D | dcn10_link_encoder.c | 127 REG_UPDATE_4(DP_DPHY_CNTL, in disable_prbs_symbols()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_dmcu.c | 191 REG_UPDATE_4(DMCU_INTERRUPT_TO_UC_EN_MASK, in dce_dmcu_setup_psr()
626 REG_UPDATE_4(DMCU_INTERRUPT_TO_UC_EN_MASK, in dcn10_dmcu_setup_psr()
|
| A D | dce_aux.c | 244 value = REG_UPDATE_4(AUX_SW_DATA, in submit_channel_request()
|
| A D | dce_mem_input.c | 623 REG_UPDATE_4(PRESCALE_GRPH_CONTROL, in program_grph_pixel_format()
|
| A D | dce_link_encoder.c | 156 REG_UPDATE_4(DP_DPHY_CNTL, in disable_prbs_symbols()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
| A D | dcn21_hubbub.c | 94 REG_UPDATE_4(DCHVM_CLK_CTRL, in dcn21_dchvm_init()
|
| /linux/drivers/gpu/drm/amd/display/dc/inc/ |
| A D | reg_helper.h | 245 #define REG_UPDATE_4(reg, f1, v1, f2, v2, f3, v3, f4, v4) \ macro
|
Completed in 39 milliseconds