Home
last modified time | relevance | path

Searched refs:RESET (Results 1 – 25 of 133) sorted by relevance

123456

/linux/drivers/reset/
A Dreset-rzg2l-usbphy-ctrl.c16 #define RESET 0x000 macro
51 val = readl(base + RESET); in rzg2l_usbphy_ctrl_assert()
55 writel(val, base + RESET); in rzg2l_usbphy_ctrl_assert()
70 val = readl(base + RESET); in rzg2l_usbphy_ctrl_deassert()
74 writel(val, base + RESET); in rzg2l_usbphy_ctrl_deassert()
88 return !!(readl(priv->base + RESET) & port_mask); in rzg2l_usbphy_ctrl_status()
149 val = readl(priv->base + RESET); in rzg2l_usbphy_ctrl_probe()
151 writel(val, priv->base + RESET); in rzg2l_usbphy_ctrl_probe()
/linux/drivers/pcmcia/
A Dpxa2xx_colibri.c39 RESET = 5, enumerator
93 gpio_set_value(colibri_pcmcia_gpios[RESET].gpio, in colibri_pcmcia_configure_socket()
126 colibri_pcmcia_gpios[RESET].gpio = COLIBRI270_RESET_GPIO; in colibri_pcmcia_init()
134 colibri_pcmcia_gpios[RESET].gpio = COLIBRI320_RESET_GPIO; in colibri_pcmcia_init()
/linux/arch/mips/cobalt/
A Dreset.c21 #define RESET 0x0f macro
48 writeb(RESET, RESET_PORT); in cobalt_machine_restart()
/linux/drivers/misc/altera-stapl/
A Daltera-jtag.c35 /* RESET */ { RESET, IDLE },
44 /* IRSELECT */ { RESET, IRCAPTURE },
307 } else if (state == RESET) in altera_goto_jstate()
354 tms = (wait_state == RESET) ? TMS_HIGH : TMS_LOW; in altera_wait_cycles()
598 case RESET: in altera_irscan()
697 case RESET: in altera_swap_ir()
801 case RESET: in altera_drscan()
892 case RESET: in altera_swap_dr()
/linux/arch/arm/boot/dts/
A Dpxa300-raumfeld-tuneable-clock.dtsi74 MFP_PIN_PXA300(120) MFP_AF0 /* RESET */
81 MFP_PIN_PXA300(111) MFP_AF0 /* RESET */
/linux/Documentation/devicetree/bindings/net/
A Dmdio.yaml33 The phandle and specifier for the GPIO that controls the RESET
38 RESET pulse width in microseconds. It applies to all MDIO devices
40 requirements (maximum value of all per-device RESET pulse widths).
A Dsmsc-lan91c111.txt15 - reset-gpios: GPIO to control the RESET pin
/linux/Documentation/devicetree/bindings/sound/
A Dcs4271.txt20 !RESET pin
24 The CS4271 requires its LRCLK and MCLK to be stable before its RESET
A Dpcm1789.txt13 - reset-gpios: GPIO to control the RESET pin
A Dcs42xx8.txt20 !RESET pin
/linux/drivers/media/i2c/
A Dov2640.c128 #define RESET 0xE0 /* Reset */ macro
386 { RESET, RESET_JPEG | RESET_DVP },
504 { RESET, RESET_DVP },
529 { RESET, 0x00}
605 { RESET, 0x00 },
615 { RESET, 0x00 },
623 { RESET, 0x00 },
631 { RESET, 0x00 },
A Dmt9m111.c433 return reg_write(RESET, MT9M111_RESET_CHIP_ENABLE); in mt9m111_enable()
441 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_reset()
443 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC); in mt9m111_reset()
445 ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE in mt9m111_reset()
924 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE); in mt9m111_suspend()
926 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC | in mt9m111_suspend()
930 ret = reg_clear(RESET, MT9M111_RESET_CHIP_ENABLE); in mt9m111_suspend()
/linux/drivers/iio/chemical/
A Dsps30.c35 RESET, enumerator
72 if (state->state == RESET) { in sps30_do_meas()
98 state->state = RESET; in sps30_do_reset()
/linux/tools/testing/kunit/
A Dkunit_parser.py499 RESET = '\033[0;0m' variable
503 return '\033[1;31m' + text + RESET
507 return '\033[1;33m' + text + RESET
511 return '\033[1;32m' + text + RESET
/linux/sound/isa/sb/
A Dsb_common.c66 outb(1, SBP(chip, RESET)); in snd_sbdsp_reset()
68 outb(0, SBP(chip, RESET)); in snd_sbdsp_reset()
/linux/drivers/input/keyboard/
A Dqt1070.c39 #define RESET 0x39 macro
186 qt1070_write(client, RESET, 1); in qt1070_probe()
/linux/drivers/media/dvb-frontends/
A Dzl10353_priv.h45 RESET = 0x55, enumerator
A Dmt352_priv.h66 RESET = 0x50, enumerator
A Dbcm3510.c256 if (ap.APSTAT1_a2.RESET || ap.APSTAT1_a2.IDLE || ap.APSTAT1_a2.STOP || hab.HABSTAT_a8.HABR) {
685 bcm3510_readB(st,0xa0,&v); v.HCTL1_a0.RESET = 1; in bcm3510_reset()
695 if (v.APSTAT1_a2.RESET) in bcm3510_reset()
719 if (!v.APSTAT1_a2.RESET) in bcm3510_clear_reset()
/linux/drivers/net/wireless/ath/ath9k/
A Dlink.c49 ath_dbg(ath9k_hw_common(sc->sc_ah), RESET, in ath_tx_complete_check()
83 ath_dbg(common, RESET, in ath_hw_check()
105 ath_dbg(common, RESET, "PLL WAR, resetting the chip\n"); in ath_hw_pll_rx_hang_check()
/linux/drivers/gpu/drm/hisilicon/kirin/
A Ddw_dsi_reg.h16 #define RESET 0 macro
/linux/Documentation/devicetree/bindings/display/bridge/
A Dsil-sii8620.txt9 - reset-gpios: gpio specifier of RESET pin
/linux/Documentation/devicetree/bindings/iio/chemical/
A Dplantower,pms7003.yaml34 description: GPIO connected to the RESET line
/linux/Documentation/devicetree/bindings/iio/potentiometer/
A Dadi,ad5272.yaml30 Active low signal to the AD5272 RESET input.
/linux/drivers/gpu/drm/radeon/
A Drv740d.h56 #define RESET (1 << 30) macro

Completed in 39 milliseconds

123456