| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_clock_source.h | 60 SRII(PHASE, DP_DTO, 0),\
61 SRII(PHASE, DP_DTO, 1),\
62 SRII(PHASE, DP_DTO, 2),\
63 SRII(PHASE, DP_DTO, 3),\
64 SRII(PHASE, DP_DTO, 4),\
65 SRII(PHASE, DP_DTO, 5),\
81 SRII(PHASE, DP_DTO, 0),\
82 SRII(PHASE, DP_DTO, 1),\
90 SRII(PHASE, DP_DTO, 0),\
91 SRII(PHASE, DP_DTO, 1),\
[all …]
|
| A D | dce_hwseq.h | 54 SRII(BLND_CONTROL, BLND, 0), \
55 SRII(BLND_CONTROL, BLND, 1), \
56 SRII(BLND_CONTROL, BLND, 2), \
57 SRII(BLND_CONTROL, BLND, 3), \
58 SRII(BLND_CONTROL, BLND, 4), \
59 SRII(BLND_CONTROL, BLND, 5)
71 SRII(PIXEL_RATE_CNTL, blk, 5)
75 SRII(PIXEL_RATE_CNTL, blk, 1)
91 SRII(PIXEL_RATE_CNTL, blk, 5)
114 SRII(BLND_CONTROL, BLND, 0),\
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_mpc.h | 35 SRII(MPCC_TOP_GAIN, MPCC, inst),\
36 SRII(MPCC_BOT_GAIN_INSIDE, MPCC, inst),\
66 SRII(MPCC_MEM_PWR_CTRL, MPCC, inst),\
70 SRII(MPCC_OGAM_MODE, MPCC_OGAM, inst)
74 SRII(CSC_MODE, MPC_OUT, inst),\
75 SRII(CSC_C11_C12_A, MPC_OUT, inst),\
76 SRII(CSC_C33_C34_A, MPC_OUT, inst),\
77 SRII(CSC_C11_C12_B, MPC_OUT, inst),\
78 SRII(CSC_C33_C34_B, MPC_OUT, inst),\
79 SRII(DENORM_CONTROL, MPC_OUT, inst),\
[all …]
|
| A D | dcn20_dwb.h | 49 #define SRII(reg_name, block, id)\ macro
|
| A D | dcn20_resource.c | 507 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_mpc.h | 47 SRII(MPCC_TOP_GAIN, MPCC, inst),\
48 SRII(MPCC_BOT_GAIN_INSIDE, MPCC, inst),\
50 SRII(MPCC_MEM_PWR_CTRL, MPCC, inst),\
109 SRII(CSC_MODE, MPC_OUT, inst),\
110 SRII(CSC_C11_C12_A, MPC_OUT, inst),\
111 SRII(CSC_C33_C34_A, MPC_OUT, inst),\
112 SRII(CSC_C11_C12_B, MPC_OUT, inst),\
113 SRII(CSC_C33_C34_B, MPC_OUT, inst),\
114 SRII(DENORM_CONTROL, MPC_OUT, inst),\
124 SRII(SHAPER_CONTROL, MPC_RMU, inst),\
[all …]
|
| A D | dcn30_resource.c | 262 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_mpc.h | 34 SRII(MPCC_TOP_SEL, MPCC, inst),\
35 SRII(MPCC_BOT_SEL, MPCC, inst),\
36 SRII(MPCC_CONTROL, MPCC, inst),\
37 SRII(MPCC_STATUS, MPCC, inst),\
38 SRII(MPCC_OPP_ID, MPCC, inst),\
39 SRII(MPCC_BG_G_Y, MPCC, inst),\
40 SRII(MPCC_BG_R_CR, MPCC, inst),\
41 SRII(MPCC_BG_B_CB, MPCC, inst),\
42 SRII(MPCC_SM_CONTROL, MPCC, inst),\
43 SRII(MPCC_UPDATE_LOCK_SEL, MPCC, inst)
[all …]
|
| A D | dcn10_dwb.h | 45 #define SRII(reg_name, block, id)\ macro
|
| A D | dcn10_resource.c | 181 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
| A D | dcn31_resource.c | 287 #define SRII(reg_name, block, id)\ macro
828 SRII(PIXEL_RATE_CNTL, OTG, 0), \
829 SRII(PIXEL_RATE_CNTL, OTG, 1),\
830 SRII(PIXEL_RATE_CNTL, OTG, 2),\
831 SRII(PIXEL_RATE_CNTL, OTG, 3),\
832 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 0),\
833 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 1),\
834 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 2),\
835 SRII(PHYPLL_PIXEL_RATE_CNTL, OTG, 3),\
|
| A D | dcn31_hpo_dp_link_encoder.h | 68 SRII(RDPCSTX_PHY_CNTL6, RDPCSTX, id)
|
| /linux/drivers/gpu/drm/amd/display/dc/dce100/ |
| A D | dce100_resource.c | 489 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dce120/ |
| A D | dce120_resource.c | 772 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
| A D | dcn201_resource.c | 263 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dce112/ |
| A D | dce112_resource.c | 519 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dce60/ |
| A D | dce60_resource.c | 607 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dce80/ |
| A D | dce80_resource.c | 612 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dce110/ |
| A D | dce110_resource.c | 541 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn301/ |
| A D | dcn301_resource.c | 130 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn302/ |
| A D | dcn302_resource.c | 326 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn303/ |
| A D | dcn303_resource.c | 303 #define SRII(reg_name, block, id)\ macro
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
| A D | dcn21_resource.c | 338 #define SRII(reg_name, block, id)\ macro
|