Home
last modified time | relevance | path

Searched refs:TX (Results 1 – 25 of 366) sorted by relevance

12345678910>>...15

/linux/Documentation/devicetree/bindings/display/bridge/
A Drenesas,dw-hdmi.yaml7 title: Renesas R-Car DWC HDMI TX Encoder
13 The HDMI transmitter is a Synopsys DesignWare HDMI 1.4 TX controller IP
23 - renesas,r8a774a1-hdmi # for RZ/G2M compatible HDMI TX
24 - renesas,r8a774b1-hdmi # for RZ/G2N compatible HDMI TX
25 - renesas,r8a774e1-hdmi # for RZ/G2H compatible HDMI TX
26 - renesas,r8a7795-hdmi # for R-Car H3 compatible HDMI TX
27 - renesas,r8a7796-hdmi # for R-Car M3-W compatible HDMI TX
28 - renesas,r8a77961-hdmi # for R-Car M3-W+ compatible HDMI TX
29 - renesas,r8a77965-hdmi # for R-Car M3-N compatible HDMI TX
A Dsynopsys,dw-hdmi.yaml7 title: Common Properties for Synopsys DesignWare HDMI TX Controller
14 TX controller (DWC HDMI TX) IP core. It doesn't constitute a full device tree
16 bindings for the platform-specific integrations of the DWC HDMI TX.
/linux/drivers/spi/
A Dspi-loopback-test.c85 .tx_buf = TX(0),
112 .tx_buf = TX(0),
137 .tx_buf = TX(0),
158 .tx_buf = TX(0),
172 .tx_buf = TX(0),
188 .tx_buf = TX(0),
204 .tx_buf = TX(0),
222 .tx_buf = TX(0),
238 .tx_buf = TX(0),
266 .tx_buf = TX(0),
[all …]
/linux/Documentation/devicetree/bindings/net/
A Dmicrel-ksz90x1.txt51 - txen-skew-ps : Skew control of TX CTL pad
56 - txd0-skew-ps : Skew control of TX data 0 pad
57 - txd1-skew-ps : Skew control of TX data 1 pad
58 - txd2-skew-ps : Skew control of TX data 2 pad
59 - txd3-skew-ps : Skew control of TX data 3 pad
138 - txc-skew-ps : Skew control of TX clock pad
143 - txen-skew-ps : Skew control of TX CTL pad
148 - txd0-skew-ps : Skew control of TX data 0 pad
149 - txd1-skew-ps : Skew control of TX data 1 pad
150 - txd2-skew-ps : Skew control of TX data 2 pad
[all …]
A Dxilinx_axienet.txt7 segments of memory for buffering TX and RX, as well as the capability of
8 offloading TX/RX checksum calculation off the processor.
24 - interrupts : Should be a list of 2 or 3 interrupts: TX DMA, RX DMA,
26 specified, the TX/RX DMA interrupts should be on that node
37 - xlnx,txcsum : 0 or empty for disabling TX checksum offload,
38 1 to enable partial TX checksum offload,
39 2 to enable full TX checksum offload
65 device (DMA registers and DMA TX/RX interrupts) rather
A Dethernet-controller.yaml73 # RX and TX delays are added by the MAC when required
76 # RGMII with internal RX and TX delays provided by the PHY,
77 # the MAC should not add the RX or TX delays in this case
84 # RGMII with internal TX delay provided by the PHY, the MAC
85 # should not add an TX delay in this case
147 This is used for controllers that have configurable TX internal delays.
148 If this property is present then the MAC applies the TX delay.
/linux/Documentation/input/devices/
A Dwalkera0701.rst24 Cable: (walkera TX to parport)
26 Walkera WK-0701 TX S-VIDEO connector::
28 (back side of TX)
45 walkera0701 module, check dmesg for error messages. Connect TX to PC by
46 cable and run jstest /dev/input/js0 to see values from TX. If no value can
47 be changed by TX "joystick", check output from /proc/interrupts. Value for
48 (usually irq7) parport must increase if TX is on.
113 directly controlled from TX). Binary representations are the same as in first
/linux/sound/soc/fsl/
A Dimx-audio-rpmsg.c39 spin_lock_irqsave(&info->lock[TX], flags); in imx_audio_rpmsg_cb()
43 msg->r_msg.param.buffer_tail %= info->num_period[TX]; in imx_audio_rpmsg_cb()
44 spin_unlock_irqrestore(&info->lock[TX], flags); in imx_audio_rpmsg_cb()
45 info->callback[TX](info->callback_param[TX]); in imx_audio_rpmsg_cb()
A Dfsl_ssi.c56 #define TX 1 macro
402 int dir = tx ? TX : RX; in fsl_ssi_config_enable()
422 srcr = vals[RX].srcr | vals[TX].srcr; in fsl_ssi_config_enable()
423 stcr = vals[RX].stcr | vals[TX].stcr; in fsl_ssi_config_enable()
506 int adir = tx ? RX : TX; in fsl_ssi_config_disable()
507 int dir = tx ? TX : RX; in fsl_ssi_config_disable()
589 vals[TX].stcr = SSI_STCR_TFEN0; in fsl_ssi_setup_regvals()
594 vals[RX].scr = vals[TX].scr = 0; in fsl_ssi_setup_regvals()
598 vals[TX].stcr |= SSI_STCR_TFEN1; in fsl_ssi_setup_regvals()
603 vals[TX].sier |= SSI_SIER_TDMAE; in fsl_ssi_setup_regvals()
[all …]
/linux/Documentation/devicetree/bindings/dma/
A Dste-dma40.txt60 bidirectional, i.e. the same for RX and TX operations:
111 49: Crypto Accelerator 1 TX or Hash Accelerator 1 TX
112 50: Hash Accelerator 1 TX
113 51: memcpy TX (to be used by the DMA driver for memcpy operations)
124 62: Crypto Accelerator 0 TX or Hash Accelerator 0 TX
125 63: Hash Accelerator 0 TX
/linux/Documentation/networking/
A Dmac80211-auth-assoc-deauth.txt31 mac80211->driver: TX directed probe request
35 mac80211->driver: TX auth frame
39 mac80211->driver: TX auth frame
59 mac80211->driver: TX assoc
86 mac80211->driver: TX deauth/disassoc
A Ddriver.rst45 And then at the end of your TX reclamation event handling::
73 For example, this means that it is not allowed for your TX
74 mitigation scheme to let TX packets "hang out" in the TX
75 ring unreclaimed forever if no new TX packets are sent.
A Daf_xdp.rst25 TX ring. A socket can receive packets on the RX ring and it can send
26 packets on the TX ring. These rings are registered and sized with the
28 to have at least one of these rings for each socket. An RX or TX
48 space, for either TX or RX. Thus, the frame addrs appearing in the
51 and the TX and COMPLETION rings are used for the TX path.
177 sent (TX ring) and can be used by user-space again.
195 TX Ring
326 and a TX ring, or at least one of them, and then one FILL and
377 would look like this for the TX path:
390 syscalls needed for the TX path.
[all …]
/linux/Documentation/devicetree/bindings/sound/
A Dnvidia,tegra30-ahub.txt61 For TX CIFs, the numbers indicate the bit position within the AHUB routing
62 registers (APBIF 0..3 TX, I2S 0..5 TX, DAM 0..2 TX, SPDIF TX 0..1).
A Drockchip,i2s-tdm.yaml47 - description: clock for TX
92 description: Use TX BCLK/LRCK for both TX and RX.
96 description: Use RX BCLK/LRCK for both TX and RX.
114 Defines the mapping of I2S TX sdos to I2S data bus lines.
/linux/drivers/usb/chipidea/
A Dudc.c63 return num + ((dir == TX) ? 16 : 0); in hw_ep_bit()
146 if (dir == TX) { in hw_ep_enable()
715 if (hwep->dir == TX) { in _hardware_dequeue()
818 hwep->dir = (hwep->dir == TX) ? RX : TX; in _ep_set_halt()
1016 TX : RX; in isr_get_status_response()
1176 if (dir == TX) in isr_setup_packet_handler()
1228 if (dir == TX) in isr_setup_packet_handler()
1288 ci->ep0_dir = TX; in isr_setup_packet_handler()
1446 hwep->dir = (hwep->dir == TX) ? RX : TX; in ep_disable()
1825 for (j = RX; j <= TX; j++) { in init_eps()
[all …]
/linux/drivers/net/dsa/sja1105/
A DKconfig21 - SJA1110A (Gen. 3, SGMII, TT-Ethernet, 100base-TX PHY, 10 ports)
22 - SJA1110B (Gen. 3, SGMII, TT-Ethernet, 100base-TX PHY, 9 ports)
23 - SJA1110C (Gen. 3, SGMII, TT-Ethernet, 100base-TX PHY, 7 ports)
24 - SJA1110D (Gen. 3, SGMII, TT-Ethernet, no 100base-TX PHY, 7 ports)
/linux/arch/arm64/boot/dts/amlogic/
A Dmeson-gxbb-nanopi-k2.dts237 gpio-line-names = "UART TX", "UART RX", "Power Control", "Power Key In",
250 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En",
251 "Eth TX D0", "Eth TX D1", "Eth TX D2", "Eth TX D3",
286 "Bluetooth UART TX", "Bluetooth UART RX",
A Dmeson-gxbb-odroidc2.dts295 gpio-line-names = "UART TX", "UART RX", "VCCK En", "TF 3V3/1V8 En",
308 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En",
309 "Eth TX D0", "Eth TX D1", "Eth TX D2", "Eth TX D3",
/linux/sound/soc/tegra/
A Dtegra210_ahub.c123 DAI(SFC1 TX),
125 DAI(SFC2 TX),
127 DAI(SFC3 TX),
129 DAI(SFC4 TX),
132 DAI(MVC1 TX),
134 DAI(MVC2 TX),
213 DAI(SFC1 TX),
215 DAI(SFC2 TX),
217 DAI(SFC3 TX),
219 DAI(SFC4 TX),
[all …]
/linux/Documentation/networking/device_drivers/ethernet/google/
A Dgve.rst33 - Bar2 - IRQ, RX and TX doorbells
138 - Every TX and RX queue is assigned a notification block.
140 - TX and RX buffers queues, which send descriptors to the device, use MMIO
143 - RX and TX completion queues, which receive descriptors from the device, use a
150 - It's the driver's responsibility to ensure that the RX and TX completion
154 - TX packets have a 16 bit completion_tag and RX buffers have a 16 bit
155 buffer_id. These will be returned on the TX completion and RX queues
/linux/Documentation/devicetree/bindings/media/i2c/
A Dtc358743.txt1 * Toshiba TC358743 HDMI-RX to MIPI CSI2-TX Bridge
3 The Toshiba TC358743 HDMI-RX to MIPI CSI2-TX (H2C) is a bridge that converts
4 a HDMI stream to MIPI CSI-2 TX. It is programmable through I2C.
/linux/Documentation/userspace-api/media/cec/
A Dcec-ioc-receive.rst179 :ref:`CEC_TX_STATUS_ARB_LOST <CEC-TX-STATUS-ARB-LOST>` status bit is set.
185 :ref:`CEC_TX_STATUS_NACK <CEC-TX-STATUS-NACK>` status bit is set.
241 * .. _`CEC-TX-STATUS-OK`:
249 * .. _`CEC-TX-STATUS-ARB-LOST`:
256 * .. _`CEC-TX-STATUS-NACK`:
264 * .. _`CEC-TX-STATUS-LOW-DRIVE`:
272 * .. _`CEC-TX-STATUS-ERROR`:
280 * .. _`CEC-TX-STATUS-MAX-RETRIES`:
285 mutually exclusive with :ref:`CEC_TX_STATUS_OK <CEC-TX-STATUS-OK>`.
287 * .. _`CEC-TX-STATUS-ABORTED`:
[all …]
/linux/Documentation/networking/device_drivers/ethernet/stmicro/
A Dstmmac.rst78 - Programmable TX and RX Watchdog and Coalesce Settings
84 - Frame Preemption for TX and RX
380 9) Core is able to perform TX Checksum and/or RX Checksum in HW::
414 20) Limit the maximum TX and RX FIFO size::
419 21) Use the specified number of TX and RX Queues::
424 22) Use the specified TX and RX scheduling algorithm::
429 23) Internal TX and RX Queue parameters::
490 35) Enables TX LPI Clock Gating::
534 1) Programmable Burst Length (TX and RX)::
538 2) If set, DMA TX / RX will use this value rather than pbl::
[all …]
/linux/Documentation/networking/device_drivers/ethernet/ti/
A Dtlan.rst31 0e11 ae32 Compaq Netelligent 10/100 TX PCI UTP
34 0e11 ae40 Compaq Netelligent Dual 10/100 TX PCI UTP
35 0e11 ae43 Compaq Netelligent Integrated 10/100 TX UTP
36 0e11 b011 Compaq Netelligent 10/100 TX Embedded UTP
38 0e11 b030 Compaq Netelligent 10/100 TX UTP

Completed in 58 milliseconds

12345678910>>...15