Searched refs:UART1_RTS (Results 1 – 15 of 15) sorted by relevance
| /linux/arch/arm/mach-omap1/ |
| A D | board-generic.c | 57 omap_cfg_reg(UART1_RTS); in omap_generic_init()
|
| A D | board-palmte.c | 240 omap_cfg_reg(UART1_RTS); in omap_palmte_init()
|
| A D | board-palmtt.c | 258 omap_cfg_reg(UART1_RTS); in omap_palmtt_init()
|
| A D | board-palmz71.c | 270 omap_cfg_reg(UART1_RTS); in omap_palmz71_init()
|
| A D | board-innovator.c | 383 omap_cfg_reg(UART1_RTS); in innovator_init()
|
| A D | board-sx1.c | 313 omap_cfg_reg(UART1_RTS); in omap_sx1_init()
|
| A D | board-ams-delta.c | 684 omap_cfg_reg(UART1_RTS); in ams_delta_init()
|
| /linux/arch/arm/boot/dts/ |
| A D | hi3620-hi4511.dts | 89 0x0f8 0x0 /* UART1_CTS & UART1_RTS (IOMG61) */
378 0x214 0 /* UART1_RTS (IOCFG141) */
388 0x214 0 /* UART1_RTS (IOCFG141) */
|
| A D | stm32mp15xx-dhcom-drc02.dtsi | 138 * Note: PI3 is UART1_RTS and PI5 is UART1_CTS on DRC02 (uart4 of STM32MP1),
|
| A D | da850.dtsi | 187 /* UART1_CTS UART1_RTS */
|
| /linux/arch/arm/mach-omap1/include/mach/ |
| A D | mux.h | 172 UART1_RTS, enumerator
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| A D | mediatek,mt7622-pinctrl.yaml | 281 UART1_RXD, UART1_CTS, UART1_RTS, UART2_TXD, UART2_RXD,
|
| A D | mediatek,mt7986-pinctrl.yaml | 255 UART1_CTS, UART1_RTS, UART2_RXD, UART2_TXD, UART2_CTS,
|
| /linux/arch/arm/mach-davinci/ |
| A D | dm365.c | 105 MUX_CFG(DM365, UART1_RTS, 3, 23, 3, 1, false)
|
| /linux/drivers/pinctrl/ |
| A D | pinctrl-k210.c | 355 K210_FUNC(UART1_RTS, OUT),
|
Completed in 26 milliseconds