Home
last modified time | relevance | path

Searched refs:acr (Results 1 – 25 of 51) sorted by relevance

123

/linux/drivers/gpu/drm/nouveau/nvkm/subdev/acr/
A Dbase.c88 ret = acr->func->init(acr); in nvkm_acr_load()
124 struct nvkm_acr *acr = device->acr; in nvkm_acr_falcon() local
141 struct nvkm_acr *acr = device->acr; in nvkm_acr_bootstrap_falcons() local
179 struct nvkm_acr *acr = device->acr; in nvkm_acr_managed_falcon() local
282 if (!acr->wpr_fw || acr->wpr_comp) in nvkm_acr_oneinit()
296 acr->wpr_start, acr->wpr_end, acr->shadow_start); in nvkm_acr_oneinit()
300 if (acr->wpr_fw && !acr->wpr_comp) in nvkm_acr_oneinit()
301 nvkm_wobj(acr->wpr, 0, acr->wpr_fw->data, acr->wpr_fw->size); in nvkm_acr_oneinit()
303 if (!acr->wpr_fw || acr->wpr_comp) in nvkm_acr_oneinit()
305 acr->func->wpr_patch(acr, (s64)acr->wpr_start - acr->wpr_prev); in nvkm_acr_oneinit()
[all …]
A Dgp102.c42 wpr_header_v1_dump(&acr->subdev, &hdr); in gp102_acr_wpr_patch()
49 lsb_header_v1_dump(&acr->subdev, &lsb); in gp102_acr_wpr_patch()
103 nvkm_wobj(acr->wpr, lsfw->offset.img, in gp102_acr_wpr_build()
121 &acr->wpr); in gp102_acr_wpr_alloc()
125 acr->shadow_start = nvkm_memory_addr(acr->wpr); in gp102_acr_wpr_alloc()
126 acr->wpr_start = acr->shadow_start + (nvkm_memory_size(acr->wpr) >> 1); in gp102_acr_wpr_alloc()
127 acr->wpr_end = acr->wpr_start + (nvkm_memory_size(acr->wpr) >> 1); in gp102_acr_wpr_alloc()
161 gp102_acr_wpr_parse(struct nvkm_acr *acr) in gp102_acr_wpr_parse() argument
167 wpr_header_v1_dump(&acr->subdev, hdr); in gp102_acr_wpr_parse()
208 acr->shadow_start >> 8; in gp102_acr_load_load()
[all …]
A Dgm200.c47 gm200_acr_init(struct nvkm_acr *acr) in gm200_acr_init() argument
49 return nvkm_acr_hsf_boot(acr, "load"); in gm200_acr_init()
153 nvkm_wobj(acr->wpr, lsfw->offset.img, in gm200_acr_wpr_build()
171 &acr->wpr); in gm200_acr_wpr_alloc()
175 acr->wpr_start = nvkm_memory_addr(acr->wpr); in gm200_acr_wpr_alloc()
176 acr->wpr_end = acr->wpr_start + nvkm_memory_size(acr->wpr); in gm200_acr_wpr_alloc()
213 wpr_header_dump(&acr->subdev, hdr); in gm200_acr_wpr_parse()
264 hsf->func->bld(acr, hsf); in gm200_acr_hsfw_boot()
323 list_add_tail(&hsf->head, &acr->hsf); in gm200_acr_hsfw_load()
370 return gm200_acr_hsfw_load(acr, hsfw, &acr->subdev.device->pmu->falcon); in gm200_acr_unload_load()
[all …]
A Dgm20b.c35 struct nvkm_subdev *subdev = &acr->subdev; in gm20b_acr_wpr_alloc()
37 acr->func->wpr_check(acr, &acr->wpr_start, &acr->wpr_end); in gm20b_acr_wpr_alloc()
39 if ((acr->wpr_end - acr->wpr_start) < wpr_size) { in gm20b_acr_wpr_alloc()
45 wpr_size, 0, true, &acr->wpr); in gm20b_acr_wpr_alloc()
63 flcn_bl_dmem_desc_dump(&acr->subdev, &hsdesc); in gm20b_acr_load_bld()
73 desc->ucode_blob_base = nvkm_memory_addr(acr->wpr); in gm20b_acr_load_load()
74 desc->ucode_blob_size = nvkm_memory_size(acr->wpr); in gm20b_acr_load_load()
75 flcn_acr_desc_dump(&acr->subdev, desc); in gm20b_acr_load_load()
77 return gm200_acr_hsfw_load(acr, hsfw, &acr->subdev.device->pmu->falcon); in gm20b_acr_load_load()
113 struct nvkm_subdev *subdev = &acr->subdev; in gm20b_acr_load()
[all …]
A Dtu102.c33 tu102_acr_init(struct nvkm_acr *acr) in tu102_acr_init() argument
35 int ret = nvkm_acr_hsf_boot(acr, "AHESASC"); in tu102_acr_init()
39 return nvkm_acr_hsf_boot(acr, "ASB"); in tu102_acr_init()
50 nvkm_wo32(acr->wpr, 0x200, 0xffffffff); in tu102_acr_wpr_build()
53 list_for_each_entry(lsfw, &acr->lsfw, head) { in tu102_acr_wpr_build()
69 ret = gp102_acr_wpr_build_lsb(acr, lsfw); in tu102_acr_wpr_build()
74 nvkm_wobj(acr->wpr, lsfw->offset.img, in tu102_acr_wpr_build()
90 return gm200_acr_hsfw_boot(acr, hsf, 0, 0); in tu102_acr_hsfw_boot()
126 return gm200_acr_hsfw_load(acr, hsfw, &acr->subdev.device->gsp->falcon); in tu102_acr_asb_load()
196 struct nvkm_subdev *subdev = &acr->subdev; in tu102_acr_load()
[all …]
A DKbuild2 nvkm-y += nvkm/subdev/acr/base.o
3 nvkm-y += nvkm/subdev/acr/hsfw.o
4 nvkm-y += nvkm/subdev/acr/lsfw.o
5 nvkm-y += nvkm/subdev/acr/gm200.o
6 nvkm-y += nvkm/subdev/acr/gm20b.o
7 nvkm-y += nvkm/subdev/acr/gp102.o
8 nvkm-y += nvkm/subdev/acr/gp108.o
9 nvkm-y += nvkm/subdev/acr/gp10b.o
10 nvkm-y += nvkm/subdev/acr/tu102.o
A Dlsfw.c38 nvkm_acr_lsfw_del_all(struct nvkm_acr *acr) in nvkm_acr_lsfw_del_all() argument
41 list_for_each_entry_safe(lsfw, lsft, &acr->lsfw, head) { in nvkm_acr_lsfw_del_all()
47 nvkm_acr_lsfw_get(struct nvkm_acr *acr, enum nvkm_acr_lsf_id id) in nvkm_acr_lsfw_get() argument
50 list_for_each_entry(lsfw, &acr->lsfw, head) { in nvkm_acr_lsfw_get()
63 if (!acr || list_empty(&acr->hsfw)) in nvkm_acr_lsfw_add()
66 lsfw = nvkm_acr_lsfw_get(acr, id); in nvkm_acr_lsfw_add()
68 nvkm_error(&acr->subdev, "LSFW %d redefined\n", id); in nvkm_acr_lsfw_add()
77 list_add_tail(&lsfw->head, &acr->lsfw); in nvkm_acr_lsfw_add()
93 struct nvkm_acr *acr = subdev->device->acr; in nvkm_acr_lsfw_load_sig_image_desc_() local
97 if (IS_ERR((lsfw = nvkm_acr_lsfw_add(func, acr, falcon, id)))) in nvkm_acr_lsfw_load_sig_image_desc_()
[all …]
A Dhsfw.c41 nvkm_acr_hsfw_del_all(struct nvkm_acr *acr) in nvkm_acr_hsfw_del_all() argument
44 list_for_each_entry_safe(hsfw, hsft, &acr->hsfw, head) { in nvkm_acr_hsfw_del_all()
50 nvkm_acr_hsfw_load_image(struct nvkm_acr *acr, const char *name, int ver, in nvkm_acr_hsfw_load_image() argument
53 struct nvkm_subdev *subdev = &acr->subdev; in nvkm_acr_hsfw_load_image()
125 nvkm_acr_hsfw_load_bl(struct nvkm_acr *acr, const char *name, int ver, in nvkm_acr_hsfw_load_bl() argument
128 struct nvkm_subdev *subdev = &acr->subdev; in nvkm_acr_hsfw_load_bl()
153 nvkm_acr_hsfw_load(struct nvkm_acr *acr, const char *bl, const char *fw, in nvkm_acr_hsfw_load() argument
165 list_add_tail(&hsfw->head, &acr->hsfw); in nvkm_acr_hsfw_load()
167 ret = nvkm_acr_hsfw_load_bl(acr, bl, version, hsfw); in nvkm_acr_hsfw_load()
171 ret = nvkm_acr_hsfw_load_image(acr, fw, version, hsfw); in nvkm_acr_hsfw_load()
A Dgp108.c29 gp108_acr_hsfw_bld(struct nvkm_acr *acr, struct nvkm_acr_hsf *hsf) in gp108_acr_hsfw_bld() argument
45 flcn_bl_dmem_desc_v2_dump(&acr->subdev, &hsdesc); in gp108_acr_hsfw_bld()
/linux/arch/arm/mach-omap2/
A Domap-smp.c77 u32 acr, revidr; in omap5_erratum_workaround_801819() local
85 asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr)); in omap5_erratum_workaround_801819()
94 if ((acr & acr_mask) == acr_mask) in omap5_erratum_workaround_801819()
97 acr |= acr_mask; in omap5_erratum_workaround_801819()
98 omap_smc1(OMAP5_DRA7_MON_SET_ACR_INDEX, acr); in omap5_erratum_workaround_801819()
123 u32 acr, acr_mask; in omap5_secondary_harden_predictor() local
125 asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr)); in omap5_secondary_harden_predictor()
133 if ((acr & acr_mask) == acr_mask) in omap5_secondary_harden_predictor()
136 acr |= acr_mask; in omap5_secondary_harden_predictor()
137 omap_smc1(OMAP5_DRA7_MON_SET_ACR_INDEX, acr); in omap5_secondary_harden_predictor()
A Domap-secure.c190 u32 acr; in rx51_secure_update_aux_cr() local
193 asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr)); in rx51_secure_update_aux_cr()
194 acr &= ~clear_bits; in rx51_secure_update_aux_cr()
195 acr |= set_bits; in rx51_secure_update_aux_cr()
200 1, acr, 0, 0, 0); in rx51_secure_update_aux_cr()
/linux/drivers/gpu/drm/nouveau/nvkm/engine/sec2/
A Dgp102.c91 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
95 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
96 loader_config_v1_dump(&acr->subdev, &hdr); in gp102_sec2_acr_bld_patch()
100 gp102_sec2_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gp102_sec2_acr_bld_write() argument
117 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_write()
275 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch_1()
278 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch_1()
279 flcn_bl_dmem_desc_v2_dump(&acr->subdev, &hdr); in gp102_sec2_acr_bld_patch_1()
283 gp102_sec2_acr_bld_write_1(struct nvkm_acr *acr, u32 bld, in gp102_sec2_acr_bld_write_1() argument
299 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_write_1()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/engine/gr/
A Dgp108.c29 gp108_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gp108_gr_acr_bld_patch() argument
32 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
35 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
36 flcn_bl_dmem_desc_v2_dump(&acr->subdev, &hdr); in gp108_gr_acr_bld_patch()
40 gp108_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gp108_gr_acr_bld_write() argument
56 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_write()
A Dgm20b.c34 gm20b_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gm20b_gr_acr_bld_patch() argument
39 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
46 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
48 flcn_bl_dmem_desc_dump(&acr->subdev, &hdr); in gm20b_gr_acr_bld_patch()
52 gm20b_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gm20b_gr_acr_bld_write() argument
70 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_write()
87 if (!device->acr) { in gm20b_gr_init_gpc_mmu()
A Dgm200.c47 gm200_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gm200_gr_acr_bld_patch() argument
50 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm200_gr_acr_bld_patch()
53 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm200_gr_acr_bld_patch()
54 flcn_bl_dmem_desc_v1_dump(&acr->subdev, &hdr); in gm200_gr_acr_bld_patch()
58 gm200_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gm200_gr_acr_bld_write() argument
74 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm200_gr_acr_bld_write()
/linux/drivers/gpu/drm/radeon/
A Ddce3_1_afmt.c171 const struct radeon_hdmi_acr *acr) in dce3_2_hdmi_update_acr() argument
181 HDMI0_ACR_CTS_32(acr->cts_32khz), in dce3_2_hdmi_update_acr()
184 HDMI0_ACR_N_32(acr->n_32khz), in dce3_2_hdmi_update_acr()
188 HDMI0_ACR_CTS_44(acr->cts_44_1khz), in dce3_2_hdmi_update_acr()
191 HDMI0_ACR_N_44(acr->n_44_1khz), in dce3_2_hdmi_update_acr()
195 HDMI0_ACR_CTS_48(acr->cts_48khz), in dce3_2_hdmi_update_acr()
198 HDMI0_ACR_N_48(acr->n_48khz), in dce3_2_hdmi_update_acr()
A Devergreen_hdmi.c69 const struct radeon_hdmi_acr *acr) in evergreen_hdmi_update_acr() argument
88 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr->cts_32khz)); in evergreen_hdmi_update_acr()
89 WREG32(HDMI_ACR_32_1 + offset, acr->n_32khz); in evergreen_hdmi_update_acr()
91 WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr->cts_44_1khz)); in evergreen_hdmi_update_acr()
92 WREG32(HDMI_ACR_44_1 + offset, acr->n_44_1khz); in evergreen_hdmi_update_acr()
94 WREG32(HDMI_ACR_48_0 + offset, HDMI_ACR_CTS_48(acr->cts_48khz)); in evergreen_hdmi_update_acr()
95 WREG32(HDMI_ACR_48_1 + offset, acr->n_48khz); in evergreen_hdmi_update_acr()
A Dr600_hdmi.c179 const struct radeon_hdmi_acr *acr) in r600_hdmi_update_acr() argument
194 HDMI0_ACR_CTS_32(acr->cts_32khz), in r600_hdmi_update_acr()
197 HDMI0_ACR_N_32(acr->n_32khz), in r600_hdmi_update_acr()
201 HDMI0_ACR_CTS_44(acr->cts_44_1khz), in r600_hdmi_update_acr()
204 HDMI0_ACR_N_44(acr->n_44_1khz), in r600_hdmi_update_acr()
208 HDMI0_ACR_CTS_48(acr->cts_48khz), in r600_hdmi_update_acr()
211 HDMI0_ACR_N_48(acr->n_48khz), in r600_hdmi_update_acr()
A Dradeon_audio.h57 const struct radeon_hdmi_acr *acr);
93 const struct radeon_hdmi_acr *acr);
/linux/sound/soc/sh/
A Ddma-sh7760.c214 unsigned long acr = BRGREG(BRGACR) & ~(ACR_TDS | ACR_RDS); in dmabrg_play_dma_start() local
216 BRGREG(BRGACR) = acr | ACR_TDE | ACR_TAR | ACR_TAM_2WORD; in dmabrg_play_dma_start()
221 unsigned long acr = BRGREG(BRGACR) & ~(ACR_TDS | ACR_RDS); in dmabrg_play_dma_stop() local
223 BRGREG(BRGACR) = acr | ACR_TDS; in dmabrg_play_dma_stop()
228 unsigned long acr = BRGREG(BRGACR) & ~(ACR_TDS | ACR_RDS); in dmabrg_rec_dma_start() local
230 BRGREG(BRGACR) = acr | ACR_RDE | ACR_RAR | ACR_RAM_2WORD; in dmabrg_rec_dma_start()
235 unsigned long acr = BRGREG(BRGACR) & ~(ACR_TDS | ACR_RDS); in dmabrg_rec_dma_stop() local
237 BRGREG(BRGACR) = acr | ACR_RDS; in dmabrg_rec_dma_stop()
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
A Dgm20b.c76 gm20b_pmu_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gm20b_pmu_acr_bld_patch() argument
81 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_patch()
91 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_patch()
93 loader_config_dump(&acr->subdev, &hdr); in gm20b_pmu_acr_bld_patch()
97 gm20b_pmu_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gm20b_pmu_acr_bld_write() argument
119 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_write()
232 ver, fwif->acr); in gm20b_pmu_load()
/linux/sound/aoa/codecs/
A Dtas.c92 u8 acr; member
504 oldacr = tas->acr; in tas_snd_capture_source_put()
513 tas->acr |= TAS_ACR_INPUT_B | TAS_ACR_B_MONAUREAL | in tas_snd_capture_source_put()
515 if (oldacr == tas->acr) { in tas_snd_capture_source_put()
520 tas_write_reg(tas, TAS_REG_ACR, 1, &tas->acr); in tas_snd_capture_source_put()
688 tas->acr |= TAS_ACR_ANALOG_PDOWN; in tas_reset_init()
689 if (tas_write_reg(tas, TAS_REG_ACR, 1, &tas->acr)) in tas_reset_init()
704 tas->acr &= ~TAS_ACR_ANALOG_PDOWN; in tas_reset_init()
705 if (tas_write_reg(tas, TAS_REG_ACR, 1, &tas->acr)) in tas_reset_init()
748 tas->acr |= TAS_ACR_ANALOG_PDOWN; in tas_suspend()
[all …]
/linux/arch/arm/kernel/
A Dhead-nommu.S224 .macro setup_region bar, acr, sr, side = PMSAv7_DATA_SIDE, unused
226 mcr p15, 0, \acr, c6, c1, (4 + \side) @ I/DRACR
235 .macro setup_region bar, acr, sr, unused, base
236 lsl \acr, \acr, #16
237 orr \acr, \acr, \sr
239 str \acr, [\base, #PMSAv7_RASR]
/linux/arch/powerpc/include/asm/
A Dmpc52xx_psc.h177 u8 acr; member
180 #define mpc52xx_psc_acr ipcr_acr.acr
324 u8 acr; /* PSC + 0x1c */ member
/linux/drivers/tty/serial/
A Dsunsu.c86 unsigned char acr; member
176 serial_icr_write(up, UART_ACR, up->acr | UART_ACR_ICRRD);
179 serial_icr_write(up, UART_ACR, up->acr);
273 up->acr |= UART_ACR_TXDIS; in sunsu_stop_tx()
274 serial_icr_write(up, UART_ACR, up->acr); in sunsu_stop_tx()
291 if (up->port.type == PORT_16C950 && up->acr & UART_ACR_TXDIS) { in sunsu_start_tx()
292 up->acr &= ~UART_ACR_TXDIS; in sunsu_start_tx()
293 serial_icr_write(up, UART_ACR, up->acr); in sunsu_start_tx()
620 up->acr = 0; in sunsu_startup()

Completed in 43 milliseconds

123