Home
last modified time | relevance | path

Searched refs:clk_select (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/pwm/
A Dpwm-fsl-ftm.c38 enum fsl_pwm_clk clk_select; member
80 if (a->clk_select != b->clk_select) in fsl_pwm_periodcfg_are_equal()
125 rate = clk_get_rate(fpc->clk[fpc->period.clk_select]); in fsl_pwm_ticks_to_ns()
150 periodcfg->clk_select = index; in fsl_pwm_calculate_period_clk()
258 if (fpc->period.clk_select != periodcfg.clk_select) { in fsl_pwm_apply_config()
260 enum fsl_pwm_clk oldclk = fpc->period.clk_select; in fsl_pwm_apply_config()
261 enum fsl_pwm_clk newclk = periodcfg.clk_select; in fsl_pwm_apply_config()
275 FTM_SC_CLK(periodcfg.clk_select)); in fsl_pwm_apply_config()
323 clk_disable_unprepare(fpc->clk[fpc->period.clk_select]); in fsl_pwm_apply()
488 clk_disable_unprepare(fpc->clk[fpc->period.clk_select]); in fsl_pwm_suspend()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Dsmu_v13_0.c1020 enum smu_clk_type clk_select = 0; in smu_v13_0_display_clock_voltage_request() local
1027 clk_select = SMU_DCEFCLK; in smu_v13_0_display_clock_voltage_request()
1030 clk_select = SMU_DISPCLK; in smu_v13_0_display_clock_voltage_request()
1033 clk_select = SMU_PIXCLK; in smu_v13_0_display_clock_voltage_request()
1036 clk_select = SMU_PHYCLK; in smu_v13_0_display_clock_voltage_request()
1039 clk_select = SMU_UCLK; in smu_v13_0_display_clock_voltage_request()
1050 if (clk_select == SMU_UCLK && smu->disable_uclk_switch) in smu_v13_0_display_clock_voltage_request()
1053 ret = smu_v13_0_set_hard_freq_limited_range(smu, clk_select, clk_freq, 0); in smu_v13_0_display_clock_voltage_request()
1055 if(clk_select == SMU_UCLK) in smu_v13_0_display_clock_voltage_request()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Dsmu_v11_0.c1102 enum smu_clk_type clk_select = 0; in smu_v11_0_display_clock_voltage_request() local
1109 clk_select = SMU_DCEFCLK; in smu_v11_0_display_clock_voltage_request()
1112 clk_select = SMU_DISPCLK; in smu_v11_0_display_clock_voltage_request()
1115 clk_select = SMU_PIXCLK; in smu_v11_0_display_clock_voltage_request()
1118 clk_select = SMU_PHYCLK; in smu_v11_0_display_clock_voltage_request()
1121 clk_select = SMU_UCLK; in smu_v11_0_display_clock_voltage_request()
1132 if (clk_select == SMU_UCLK && smu->disable_uclk_switch) in smu_v11_0_display_clock_voltage_request()
1135 ret = smu_v11_0_set_hard_freq_limited_range(smu, clk_select, clk_freq, 0); in smu_v11_0_display_clock_voltage_request()
1137 if(clk_select == SMU_UCLK) in smu_v11_0_display_clock_voltage_request()
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dvega12_hwmgr.c1549 PPCLK_e clk_select = 0; in vega12_display_clock_voltage_request() local
1555 clk_select = PPCLK_DCEFCLK; in vega12_display_clock_voltage_request()
1558 clk_select = PPCLK_DISPCLK; in vega12_display_clock_voltage_request()
1561 clk_select = PPCLK_PIXCLK; in vega12_display_clock_voltage_request()
1564 clk_select = PPCLK_PHYCLK; in vega12_display_clock_voltage_request()
1573 clk_request = (clk_select << 16) | clk_freq; in vega12_display_clock_voltage_request()
A Dvega20_hwmgr.c2293 PPCLK_e clk_select = 0; in vega20_display_clock_voltage_request() local
2299 clk_select = PPCLK_DCEFCLK; in vega20_display_clock_voltage_request()
2302 clk_select = PPCLK_DISPCLK; in vega20_display_clock_voltage_request()
2305 clk_select = PPCLK_PIXCLK; in vega20_display_clock_voltage_request()
2308 clk_select = PPCLK_PHYCLK; in vega20_display_clock_voltage_request()
2317 clk_request = (clk_select << 16) | clk_freq; in vega20_display_clock_voltage_request()
A Dvega10_hwmgr.c3984 DSPCLK_e clk_select = 0; in vega10_display_clock_voltage_request() local
3989 clk_select = DSPCLK_DCEFCLK; in vega10_display_clock_voltage_request()
3992 clk_select = DSPCLK_DISPCLK; in vega10_display_clock_voltage_request()
3995 clk_select = DSPCLK_PIXCLK; in vega10_display_clock_voltage_request()
3998 clk_select = DSPCLK_PHYCLK; in vega10_display_clock_voltage_request()
4007 clk_request = (clk_freq << 16) | clk_select; in vega10_display_clock_voltage_request()

Completed in 33 milliseconds