Home
last modified time | relevance | path

Searched refs:cntl (Results 1 – 25 of 43) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_link_encoder.c974 cntl.coherent = false; in dce110_link_encoder_hw_init()
1067 cntl.pll_id = clock_source; in dce110_link_encoder_enable_tmds_output()
1068 cntl.signal = signal; in dce110_link_encoder_enable_tmds_output()
1070 cntl.lanes_number = 8; in dce110_link_encoder_enable_tmds_output()
1072 cntl.lanes_number = 4; in dce110_link_encoder_enable_tmds_output()
1103 cntl.pll_id = clock_source; in dce110_link_encoder_enable_lvds_output()
1105 cntl.lanes_number = 4; in dce110_link_encoder_enable_lvds_output()
1141 cntl.pll_id = clock_source; in dce110_link_encoder_enable_dp_output()
1180 cntl.pll_id = clock_source; in dce110_link_encoder_enable_dp_mst_output()
1308 cntl.signal = signal; in dce110_link_encoder_disable_output()
[all …]
A Ddce_stream_encoder.c560 cntl.action = ENCODER_CONTROL_SETUP; in dce110_stream_encoder_hdmi_set_stream_attribute()
561 cntl.engine_id = enc110->base.id; in dce110_stream_encoder_hdmi_set_stream_attribute()
563 cntl.enable_dp_audio = enable_audio; in dce110_stream_encoder_hdmi_set_stream_attribute()
565 cntl.lanes_number = LANE_COUNT_FOUR; in dce110_stream_encoder_hdmi_set_stream_attribute()
674 cntl.action = ENCODER_CONTROL_SETUP; in dce110_stream_encoder_dvi_set_stream_attribute()
675 cntl.engine_id = enc110->base.id; in dce110_stream_encoder_dvi_set_stream_attribute()
676 cntl.signal = is_dual_link ? in dce110_stream_encoder_dvi_set_stream_attribute()
678 cntl.enable_dp_audio = false; in dce110_stream_encoder_dvi_set_stream_attribute()
700 cntl.engine_id = enc110->base.id; in dce110_stream_encoder_lvds_set_stream_attribute()
701 cntl.signal = SIGNAL_TYPE_LVDS; in dce110_stream_encoder_lvds_set_stream_attribute()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/bios/
A Dcommand_table.c175 if (cntl != NULL) in encoder_control_dig_v1()
176 switch (cntl->engine_id) { in encoder_control_dig_v1()
244 cntl->signal, in encoder_control_digx_v3()
290 cntl->signal, in encoder_control_digx_v4()
330 cntl->signal, in encoder_control_digx_v5()
454 switch (cntl->action) { in transmitter_control_v2()
540 cntl->transmitter); in transmitter_control_v2()
582 switch (cntl->action) { in transmitter_control_v3()
713 switch (cntl->action) { in transmitter_control_v4()
901 switch (cntl->signal) { in transmitter_control_v1_6()
[all …]
A Dcommand_table2.c88 struct bp_encoder_control *cntl);
92 struct bp_encoder_control *cntl);
133 struct bp_encoder_control *cntl) in encoder_control_digx_v1_5() argument
144 cntl->signal, in encoder_control_digx_v1_5()
145 cntl->enable_dp_audio)); in encoder_control_digx_v1_5()
148 switch (cntl->color_depth) { in encoder_control_digx_v1_5()
166 switch (cntl->color_depth) { in encoder_control_digx_v1_5()
197 struct bp_encoder_control *cntl) in encoder_control_fallback() argument
271 struct bp_transmitter_control *cntl) in transmitter_control_v1_6() argument
335 struct bp_transmitter_control *cntl) in transmitter_control_v1_7() argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_link_encoder.c843 cntl.coherent = false; in dcn10_link_encoder_hw_init()
847 cntl.signal = SIGNAL_TYPE_EDP; in dcn10_link_encoder_hw_init()
937 cntl.pll_id = clock_source; in dcn10_link_encoder_enable_tmds_output()
938 cntl.signal = signal; in dcn10_link_encoder_enable_tmds_output()
940 cntl.lanes_number = 8; in dcn10_link_encoder_enable_tmds_output()
942 cntl.lanes_number = 4; in dcn10_link_encoder_enable_tmds_output()
946 cntl.pixel_clock = pixel_clock; in dcn10_link_encoder_enable_tmds_output()
994 cntl.pll_id = clock_source; in dcn10_link_encoder_enable_dp_output()
1033 cntl.pll_id = clock_source; in dcn10_link_encoder_enable_dp_mst_output()
1084 cntl.signal = signal; in dcn10_link_encoder_disable_output()
[all …]
A Ddcn10_stream_encoder.c500 struct bp_encoder_control cntl = {0}; in enc1_stream_encoder_hdmi_set_stream_attribute() local
502 cntl.action = ENCODER_CONTROL_SETUP; in enc1_stream_encoder_hdmi_set_stream_attribute()
503 cntl.engine_id = enc1->base.id; in enc1_stream_encoder_hdmi_set_stream_attribute()
504 cntl.signal = SIGNAL_TYPE_HDMI_TYPE_A; in enc1_stream_encoder_hdmi_set_stream_attribute()
505 cntl.enable_dp_audio = enable_audio; in enc1_stream_encoder_hdmi_set_stream_attribute()
507 cntl.lanes_number = LANE_COUNT_FOUR; in enc1_stream_encoder_hdmi_set_stream_attribute()
617 struct bp_encoder_control cntl = {0}; in enc1_stream_encoder_dvi_set_stream_attribute() local
619 cntl.action = ENCODER_CONTROL_SETUP; in enc1_stream_encoder_dvi_set_stream_attribute()
620 cntl.engine_id = enc1->base.id; in enc1_stream_encoder_dvi_set_stream_attribute()
621 cntl.signal = is_dual_link ? in enc1_stream_encoder_dvi_set_stream_attribute()
[all …]
/linux/drivers/gpu/drm/pl111/
A Dpl111_display.c130 u32 cntl; in pl111_display_enable() local
272 cntl |= CNTL_LCDBPP24; in pl111_display_enable()
277 cntl |= CNTL_LCDBPP24; in pl111_display_enable()
299 cntl |= CNTL_LCDBPP16; in pl111_display_enable()
305 cntl |= CNTL_LCDBPP16; in pl111_display_enable()
309 cntl |= CNTL_BGR; in pl111_display_enable()
323 cntl |= CNTL_BGR; in pl111_display_enable()
333 cntl &= ~CNTL_BGR; in pl111_display_enable()
348 cntl |= CNTL_LCDPWR; in pl111_display_enable()
360 u32 cntl; in pl111_display_disable() local
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_hpo_dp_link_encoder.c488 struct bp_transmitter_control *cntl) in link_transmitter_control() argument
512 cntl.action = TRANSMITTER_CONTROL_ENABLE; in dcn31_hpo_dp_link_enc_enable_dp_output()
513 cntl.engine_id = ENGINE_ID_UNKNOWN; in dcn31_hpo_dp_link_enc_enable_dp_output()
514 cntl.transmitter = enc3->base.transmitter; in dcn31_hpo_dp_link_enc_enable_dp_output()
518 cntl.hpd_sel = enc3->base.hpd_source; in dcn31_hpo_dp_link_enc_enable_dp_output()
520 cntl.color_depth = COLOR_DEPTH_UNDEFINED; in dcn31_hpo_dp_link_enc_enable_dp_output()
541 cntl.action = TRANSMITTER_CONTROL_DISABLE; in dcn31_hpo_dp_link_enc_disable_output()
542 cntl.transmitter = enc3->base.transmitter; in dcn31_hpo_dp_link_enc_disable_output()
543 cntl.hpd_sel = enc3->base.hpd_source; in dcn31_hpo_dp_link_enc_disable_output()
544 cntl.signal = signal; in dcn31_hpo_dp_link_enc_disable_output()
[all …]
/linux/drivers/gpu/drm/i915/display/
A Dintel_cursor.c185 u32 cntl = 0; in i845_cursor_ctl_crtc() local
190 return cntl; in i845_cursor_ctl_crtc()
284 plane->cursor.cntl != cntl) { in i845_update_cursor()
293 plane->cursor.cntl = cntl; in i845_update_cursor()
341 u32 cntl = 0; in i9xx_cursor_ctl_crtc() local
344 return cntl; in i9xx_cursor_ctl_crtc()
355 return cntl; in i9xx_cursor_ctl_crtc()
363 u32 cntl = 0; in i9xx_cursor_ctl() local
390 return cntl; in i9xx_cursor_ctl()
546 plane->cursor.cntl != cntl) { in i9xx_update_cursor()
[all …]
/linux/arch/arm/mach-omap1/
A Dtime.c63 u32 cntl; /* CNTL_TIMER, R/W */ member
82 writel(readl(&timer->cntl) | MPU_TIMER_AR, &timer->cntl); in omap_mpu_set_autoreset()
89 writel(readl(&timer->cntl) & ~MPU_TIMER_AR, &timer->cntl); in omap_mpu_remove_autoreset()
101 writel(MPU_TIMER_CLOCK_ENABLE, &timer->cntl); in omap_mpu_timer_start()
105 writel(timerflags, &timer->cntl); in omap_mpu_timer_start()
112 writel(readl(&timer->cntl) & ~MPU_TIMER_ST, &timer->cntl); in omap_mpu_timer_stop()
/linux/drivers/gpu/drm/amd/amdkfd/
A Dkfd_dbgdev.c241 cntl->u32All = 0; in dbgdev_address_watch_set_registers()
244 cntl->bitfields.mask = in dbgdev_address_watch_set_registers()
288 cntl.u32All = 0; in dbgdev_address_watch_nodiq()
315 cntl.bitfields.mask); in dbgdev_address_watch_nodiq()
317 cntl.bitfields.mode); in dbgdev_address_watch_nodiq()
319 cntl.bitfields.vmid); in dbgdev_address_watch_nodiq()
321 cntl.bitfields.atc); in dbgdev_address_watch_nodiq()
327 cntl.u32All, in dbgdev_address_watch_nodiq()
353 cntl.u32All = 0; in dbgdev_address_watch_diq()
396 &cntl, in dbgdev_address_watch_diq()
[all …]
/linux/drivers/spi/
A Dspi-bcm2835aux.c93 u32 cntl[2]; member
270 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1] | in __bcm2835aux_spi_transfer_one_irq()
288 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_transfer_one_irq()
289 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL0, bs->cntl[0]); in bcm2835aux_spi_transfer_one_irq()
314 bcm2835aux_wr(bs, BCM2835_AUX_SPI_CNTL1, bs->cntl[1]); in bcm2835aux_spi_transfer_one_poll()
373 bs->cntl[0] &= ~(BCM2835_AUX_SPI_CNTL0_SPEED); in bcm2835aux_spi_transfer_one()
410 bs->cntl[0] = BCM2835_AUX_SPI_CNTL0_ENABLE | in bcm2835aux_spi_prepare_message()
413 bs->cntl[1] = BCM2835_AUX_SPI_CNTL1_MSBF_IN; in bcm2835aux_spi_prepare_message()
417 bs->cntl[0] |= BCM2835_AUX_SPI_CNTL0_CPOL; in bcm2835aux_spi_prepare_message()
418 bs->cntl[0] |= BCM2835_AUX_SPI_CNTL0_OUT_RISING; in bcm2835aux_spi_prepare_message()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_dio_stream_encoder.c500 struct bp_encoder_control cntl = {0}; in enc3_stream_encoder_dvi_set_stream_attribute() local
502 cntl.action = ENCODER_CONTROL_SETUP; in enc3_stream_encoder_dvi_set_stream_attribute()
503 cntl.engine_id = enc1->base.id; in enc3_stream_encoder_dvi_set_stream_attribute()
504 cntl.signal = is_dual_link ? in enc3_stream_encoder_dvi_set_stream_attribute()
506 cntl.enable_dp_audio = false; in enc3_stream_encoder_dvi_set_stream_attribute()
547 struct bp_encoder_control cntl = {0}; in enc3_stream_encoder_hdmi_set_stream_attribute() local
549 cntl.action = ENCODER_CONTROL_SETUP; in enc3_stream_encoder_hdmi_set_stream_attribute()
550 cntl.engine_id = enc1->base.id; in enc3_stream_encoder_hdmi_set_stream_attribute()
551 cntl.signal = SIGNAL_TYPE_HDMI_TYPE_A; in enc3_stream_encoder_hdmi_set_stream_attribute()
552 cntl.enable_dp_audio = enable_audio; in enc3_stream_encoder_hdmi_set_stream_attribute()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dce100/
A Ddce100_hw_sequencer.c79 enum bp_pipe_control_action cntl; in dce100_enable_display_power_gating() local
83 cntl = ASIC_PIPE_INIT; in dce100_enable_display_power_gating()
85 cntl = ASIC_PIPE_ENABLE; in dce100_enable_display_power_gating()
87 cntl = ASIC_PIPE_DISABLE; in dce100_enable_display_power_gating()
92 dcb, controller_id + 1, cntl); in dce100_enable_display_power_gating()
/linux/drivers/gpu/drm/amd/display/dc/dce112/
A Ddce112_hw_sequencer.c120 enum bp_pipe_control_action cntl; in dce112_enable_display_power_gating() local
127 cntl = ASIC_PIPE_INIT; in dce112_enable_display_power_gating()
129 cntl = ASIC_PIPE_ENABLE; in dce112_enable_display_power_gating()
131 cntl = ASIC_PIPE_DISABLE; in dce112_enable_display_power_gating()
136 dcb, controller_id + 1, cntl); in dce112_enable_display_power_gating()
/linux/include/linux/amba/
A Dclcd.h49 u32 cntl; member
69 u32 cntl; member
158 if (fb->panel->cntl & CNTL_LCDDUAL) in clcdfb_decode()
171 if (fb->panel->cntl & CNTL_LCDTFT) /* TFT */ in clcdfb_decode()
175 else if (fb->panel->cntl & CNTL_LCDMONO8) /* STN monochrome, 8bit */ in clcdfb_decode()
184 val = fb->panel->cntl; in clcdfb_decode()
238 regs->cntl = val; in clcdfb_decode()
/linux/drivers/tty/serial/8250/
A D8250_bcm2835aux.c44 u32 cntl; member
52 data->cntl &= ~BCM2835_AUX_UART_CNTL_RXEN; in bcm2835aux_rs485_start_tx()
53 serial_out(up, BCM2835_AUX_UART_CNTL, data->cntl); in bcm2835aux_rs485_start_tx()
76 data->cntl |= BCM2835_AUX_UART_CNTL_RXEN; in bcm2835aux_rs485_stop_tx()
77 serial_out(up, BCM2835_AUX_UART_CNTL, data->cntl); in bcm2835aux_rs485_stop_tx()
107 data->cntl = BCM2835_AUX_UART_CNTL_RXEN | BCM2835_AUX_UART_CNTL_TXEN; in bcm2835aux_serial_probe()
/linux/drivers/gpu/drm/amd/display/dc/dce120/
A Ddce120_hw_sequencer.c159 enum bp_pipe_control_action cntl; in dce120_enable_display_power_gating()
166 cntl = ASIC_PIPE_INIT; in dce120_enable_display_power_gating()
168 cntl = ASIC_PIPE_ENABLE; in dce120_enable_display_power_gating()
170 cntl = ASIC_PIPE_DISABLE; in dce120_enable_display_power_gating()
175 dcb, controller_id + 1, cntl); in dce120_enable_display_power_gating()
/linux/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_amdkfd_gfx_v7.c557 union TCP_WATCH_CNTL_BITS cntl; in kgd_address_watch_disable() local
560 cntl.u32All = 0; in kgd_address_watch_disable()
562 cntl.bitfields.valid = 0; in kgd_address_watch_disable()
564 cntl.bitfields.atc = 1; in kgd_address_watch_disable()
569 ADDRESS_WATCH_REG_CNTL], cntl.u32All); in kgd_address_watch_disable()
581 union TCP_WATCH_CNTL_BITS cntl; in kgd_address_watch_execute() local
583 cntl.u32All = cntl_val; in kgd_address_watch_execute()
586 cntl.bitfields.valid = 0; in kgd_address_watch_execute()
588 ADDRESS_WATCH_REG_CNTL], cntl.u32All); in kgd_address_watch_execute()
597 cntl.bitfields.valid = 1; in kgd_address_watch_execute()
[all …]
/linux/drivers/i2c/busses/
A Di2c-ibm_iic.c89 in_8(&iic->cntl), in_8(&iic->mdcntl), in_8(&iic->sts), in dump_iic_regs()
162 out_8(&iic->cntl, 0); in iic_dev_init()
382 out_8(&iic->cntl, CNTL_HMT); in iic_abort_xfer()
465 u8 cntl = (in_8(&iic->cntl) & CNTL_AMD) | CNTL_PT; in iic_xfer_bytes() local
467 cntl |= CNTL_RW; in iic_xfer_bytes()
472 u8 cmd = cntl | ((count - 1) << CNTL_TCT_SHIFT); in iic_xfer_bytes()
474 if (!(cntl & CNTL_RW)) in iic_xfer_bytes()
486 out_8(&iic->cntl, cmd); in iic_xfer_bytes()
505 if (cntl & CNTL_RW) in iic_xfer_bytes()
525 out_8(&iic->cntl, CNTL_AMD); in iic_address()
[all …]
/linux/drivers/video/fbdev/
A Damba-clcd.c83 static void clcdfb_enable(struct clcd_fb *fb, u32 cntl) in clcdfb_enable() argument
96 cntl |= CNTL_LCDEN; in clcdfb_enable()
97 writel(cntl, fb->regs + fb->off_cntl); in clcdfb_enable()
104 cntl |= CNTL_LCDPWR; in clcdfb_enable()
105 writel(cntl, fb->regs + fb->off_cntl); in clcdfb_enable()
132 caps = fb->panel->cntl & CNTL_BGR ? in clcdfb_set_bitfields()
139 if (!(fb->panel->cntl & CNTL_LCDTFT)) in clcdfb_set_bitfields()
305 fb->clcd_cntl = regs.cntl; in clcdfb_set_par()
307 clcdfb_enable(fb, regs.cntl); in clcdfb_set_par()
657 fb->panel->cntl |= CNTL_LCDTFT | CNTL_LCDVCOMP(1); in clcdfb_of_init_tft_panel()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dce110/
A Ddce110_hw_sequencer.c211 enum bp_pipe_control_action cntl; in dce110_enable_display_power_gating() local
219 cntl = ASIC_PIPE_INIT; in dce110_enable_display_power_gating()
221 cntl = ASIC_PIPE_ENABLE; in dce110_enable_display_power_gating()
223 cntl = ASIC_PIPE_DISABLE; in dce110_enable_display_power_gating()
231 dcb, controller_id + 1, cntl); in dce110_enable_display_power_gating()
711 struct bp_transmitter_control *cntl) in link_transmitter_control() argument
883 cntl.action = power_up ? in dce110_edp_power_control()
888 cntl.coherent = false; in dce110_edp_power_control()
1002 cntl.action = enable ? in dce110_edp_backlight_control()
1010 cntl.lanes_number = LANE_COUNT_FOUR; in dce110_edp_backlight_control()
[all …]
/linux/arch/arm/mach-footbridge/
A Ddc21285.c181 unsigned int cntl; in dc21285_serr_irq() local
187 cntl = *CSR_SA110_CNTL & 0xffffdf07; in dc21285_serr_irq()
188 *CSR_SA110_CNTL = cntl | SA110_CNTL_RXSERR; in dc21285_serr_irq()
/linux/drivers/gpu/drm/amd/display/dc/
A Ddc_bios_types.h96 struct bp_encoder_control *cntl);
99 struct bp_transmitter_control *cntl);
/linux/arch/powerpc/platforms/cell/spufs/
A Dcontext.c126 if (ctx->cntl) in spu_unmap_mappings()
127 unmap_mapping_range(ctx->cntl, 0, SPUFS_CNTL_MAP_SIZE, 1); in spu_unmap_mappings()

Completed in 60 milliseconds

12