Home
last modified time | relevance | path

Searched refs:cqe_sz (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/infiniband/hw/mlx5/
A Dcq.c84 cqe64 = (cq->mcq.cqe_sz == 64) ? cqe : cqe + 64; in get_sw_cqe()
461 cqe64 = (cq->mcq.cqe_sz == 64) ? cqe : cqe + 64; in mlx5_poll_one()
883 cq->mcq.cqe_sz = cqe_size; in create_cq_kernel()
993 MLX5_SET(cqc, cqc, cqe_sz, in mlx5_ib_create_cq()
1087 cqe64 = (cq->mcq.cqe_sz == 64) ? cqe : cqe + 64; in __mlx5_ib_cq_clean()
1094 dest64 = (cq->mcq.cqe_sz == 64) ? dest : dest + 64; in __mlx5_ib_cq_clean()
1096 memcpy(dest, cqe, cq->mcq.cqe_sz); in __mlx5_ib_cq_clean()
1344 MLX5_SET(cqc, cqc, cqe_sz, in mlx5_ib_resize_cq()
/linux/include/uapi/rdma/
A Dbnxt_re-abi.h66 __u32 cqe_sz; member
/linux/include/linux/mlx5/
A Dcq.h41 int cqe_sz; member
A Dmlx5_ifc.h4043 u8 cqe_sz[0x3]; member
/linux/drivers/net/ethernet/mellanox/mlx5/core/
A Dwq.c164 u8 log_wq_stride = MLX5_GET(cqc, cqc, cqe_sz) == CQE_STRIDE_64 ? 6 : 7; in mlx5_cqwq_create()
A Den_main.c1732 mcq->cqe_sz = 64; in mlx5e_alloc_cq_common()
/linux/drivers/net/ethernet/mellanox/mlx4/
A Dmlx4_en.h650 static inline struct mlx4_cqe *mlx4_en_get_cqe(void *buf, int idx, int cqe_sz) in mlx4_en_get_cqe() argument
652 return buf + idx * cqe_sz; in mlx4_en_get_cqe()
/linux/drivers/infiniband/hw/hns/
A Dhns_roce_cq.c335 hr_cq->cqe_size = hr_dev->caps.cqe_sz; in set_cqe_size()
A Dhns_roce_main.c396 resp.cqe_size = hr_dev->caps.cqe_sz; in hns_roce_alloc_ucontext()
A Dhns_roce_device.h799 u32 cqe_sz; member
A Dhns_roce_hw_v2.h1249 u8 cqe_sz; member
A Dhns_roce_hw_v2.c2014 caps->cqe_sz = HNS_ROCE_V2_CQE_SIZE; in set_default_caps()
2108 calc_pg_sz(caps->max_cqes, caps->cqe_sz, caps->cqe_hop_num, in set_hem_page_size()
2169 caps->cqe_sz = HNS_ROCE_V3_CQE_SIZE; in apply_func_caps()
2250 caps->cqe_sz = resp_a->cqe_sz; in hns_roce_query_pf_caps()
A Dhns_roce_hw_v1.c1562 caps->cqe_sz = HNS_ROCE_V1_CQE_SIZE; in hns_roce_v1_profile()
/linux/drivers/net/ethernet/mellanox/mlx5/core/en/
A Dparams.c464 MLX5_SET(cqc, cqc, cqe_sz, CQE_STRIDE_128_PAD); in mlx5e_build_common_cq_param()
/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/
A Ddr_send.c822 cq->mcq.cqe_sz = 64; in dr_create_cq()
/linux/drivers/crypto/hisilicon/
A Dqm.c277 #define QM_MK_CQC_DW3_V1(hop_num, pg_sz, buf_sz, cqe_sz) \ argument
281 ((cqe_sz) << QM_CQ_CQE_SIZE_SHIFT))
283 #define QM_MK_CQC_DW3_V2(cqe_sz) \ argument
284 ((QM_Q_DEPTH - 1) | ((cqe_sz) << QM_CQ_CQE_SIZE_SHIFT))
/linux/drivers/net/ethernet/mellanox/mlx5/core/fpga/
A Dconn.c471 conn->cq.mcq.cqe_sz = 64; in mlx5_fpga_conn_create_cq()
/linux/drivers/vdpa/mlx5/net/
A Dmlx5_vnet.c591 vcq->mcq.cqe_sz = 64; in cq_create()
/linux/drivers/infiniband/hw/bnxt_re/
A Dib_verbs.c3883 resp.cqe_sz = sizeof(struct cq_base); in bnxt_re_alloc_ucontext()

Completed in 138 milliseconds