Home
last modified time | relevance | path

Searched refs:dvfs (Results 1 – 25 of 25) sorted by relevance

/linux/drivers/cpufreq/
A Darmada-37xx-cpufreq.c240 dvfs->avs[0] = l0_vdd_min; in armada37xx_cpufreq_avs_configure()
262 dvfs->avs[0] = dvfs->avs[1] = avs_min; in armada37xx_cpufreq_avs_configure()
283 dvfs->avs[2] = dvfs->avs[3] = armada_37xx_avs_val_match(target_vm); in armada37xx_cpufreq_avs_configure()
298 if (avs_min_l1 > dvfs->avs[0]) in armada37xx_cpufreq_avs_configure()
299 avs_min_l1 = dvfs->avs[0]; in armada37xx_cpufreq_avs_configure()
301 if (dvfs->avs[1] < avs_min_l1) in armada37xx_cpufreq_avs_configure()
302 dvfs->avs[1] = avs_min_l1; in armada37xx_cpufreq_avs_configure()
327 avs_val = dvfs->avs[load_level]; in armada37xx_cpufreq_avs_setup()
406 struct armada_37xx_dvfs *dvfs; in armada37xx_cpufreq_driver_init() local
471 if (!dvfs) { in armada37xx_cpufreq_driver_init()
[all …]
A Ds3c64xx-cpufreq.c54 struct s3c64xx_dvfs *dvfs; in s3c64xx_cpufreq_set_target() local
60 dvfs = &s3c64xx_dvfs_table[s3c64xx_freq_table[index].driver_data]; in s3c64xx_cpufreq_set_target()
65 dvfs->vddarm_min, in s3c64xx_cpufreq_set_target()
66 dvfs->vddarm_max); in s3c64xx_cpufreq_set_target()
85 dvfs->vddarm_min, in s3c64xx_cpufreq_set_target()
86 dvfs->vddarm_max); in s3c64xx_cpufreq_set_target()
109 struct s3c64xx_dvfs *dvfs; in s3c64xx_cpufreq_config_regulator() local
120 dvfs = &s3c64xx_dvfs_table[freq->driver_data]; in s3c64xx_cpufreq_config_regulator()
125 if (v >= dvfs->vddarm_min && v <= dvfs->vddarm_max) in s3c64xx_cpufreq_config_regulator()
A Ds3c2416-cpufreq.c121 struct s3c2416_dvfs *dvfs; in s3c2416_cpufreq_enter_dvs() local
141 dvfs = &s3c2416_dvfs_table[idx]; in s3c2416_cpufreq_enter_dvs()
144 dvfs->vddarm_min, dvfs->vddarm_max); in s3c2416_cpufreq_enter_dvs()
146 dvfs->vddarm_min, in s3c2416_cpufreq_enter_dvs()
147 dvfs->vddarm_max); in s3c2416_cpufreq_enter_dvs()
163 struct s3c2416_dvfs *dvfs; in s3c2416_cpufreq_leave_dvs() local
177 dvfs->vddarm_min, dvfs->vddarm_max); in s3c2416_cpufreq_leave_dvs()
179 dvfs->vddarm_min, in s3c2416_cpufreq_leave_dvs()
180 dvfs->vddarm_max); in s3c2416_cpufreq_leave_dvs()
267 struct s3c2416_dvfs *dvfs; in s3c2416_cpufreq_cfg_regulator() local
[all …]
/linux/drivers/memory/tegra/
A Dtegra186-emc.c24 struct tegra186_emc_dvfs *dvfs; member
65 if (rate == emc->dvfs[i].rate) in tegra186_emc_validate_rate()
79 seq_printf(s, "%s%lu", prefix, emc->dvfs[i].rate); in tegra186_emc_debug_available_rates_show()
212 sizeof(*emc->dvfs), GFP_KERNEL); in tegra186_emc_probe()
213 if (!emc->dvfs) { in tegra186_emc_probe()
222 emc->dvfs[i].latency = response.pairs[i].latency; in tegra186_emc_probe()
224 if (emc->dvfs[i].rate < emc->debugfs.min_rate) in tegra186_emc_probe()
225 emc->debugfs.min_rate = emc->dvfs[i].rate; in tegra186_emc_probe()
227 if (emc->dvfs[i].rate > emc->debugfs.max_rate) in tegra186_emc_probe()
228 emc->debugfs.max_rate = emc->dvfs[i].rate; in tegra186_emc_probe()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
A Dgm20b.c122 struct gm20b_clk_dvfs dvfs; member
190 struct gm20b_clk_dvfs *dvfs) in gm20b_dvfs_calc_det_coeff() argument
206 if (abs(dvfs->dfs_ext_cal) >= BIT(DFS_DET_RANGE)) in gm20b_dvfs_calc_det_coeff()
209 dvfs->dfs_det_max = 0; in gm20b_dvfs_calc_det_coeff()
212 __func__, uv, dvfs->dfs_coeff, dvfs->dfs_ext_cal, in gm20b_dvfs_calc_det_coeff()
213 dvfs->dfs_det_max); in gm20b_dvfs_calc_det_coeff()
236 det_delta -= clk->dvfs.dfs_ext_cal; in gm20b_dvfs_calc_ndiv()
237 det_delta = min(det_delta, clk->dvfs.dfs_det_max); in gm20b_dvfs_calc_ndiv()
238 det_delta *= clk->dvfs.dfs_coeff; in gm20b_dvfs_calc_ndiv()
550 struct gm20b_clk_dvfs *dvfs) in gm20b_dvfs_program_dfs_detection() argument
[all …]
/linux/Documentation/devicetree/bindings/regulator/
A Dtps51632-regulator.txt8 - ti,enable-pwm-dvfs: Enable the DVFS voltage control through the PWM interface.
9 - ti,dvfs-step-20mV: The 20mV step voltage when PWM DVFS enabled. Missing this
25 ti,enable-pwm-dvfs;
26 ti,dvfs-step-20mV;
/linux/Documentation/devicetree/bindings/mfd/
A Dbd9571mwv.txt23 - dvfs
61 dvfs: dvfs {
62 regulator-name = "dvfs";
A Dmax8998.txt41 preprogrammed buck dvfs voltages.
/linux/drivers/firmware/
A Darm_scpi.c255 struct scpi_dvfs_info *dvfs[MAX_DVFS_DOMAINS]; member
599 struct dvfs_set dvfs = {domain, index}; in scpi_dvfs_set_idx() local
601 return scpi_send_message(CMD_SET_DVFS, &dvfs, sizeof(dvfs), in scpi_dvfs_set_idx()
622 if (scpi_info->dvfs[domain]) /* data already populated */ in scpi_dvfs_get_info()
623 return scpi_info->dvfs[domain]; in scpi_dvfs_get_info()
650 scpi_info->dvfs[domain] = info; in scpi_dvfs_get_info()
870 for (i = 0; i < MAX_DVFS_DOMAINS && info->dvfs[i]; i++) { in scpi_remove()
871 kfree(info->dvfs[i]->opps); in scpi_remove()
872 kfree(info->dvfs[i]); in scpi_remove()
/linux/arch/arm64/boot/dts/renesas/
A Dulcb.dtsi142 cpu-supply = <&dvfs>;
283 dvfs: dvfs { label
284 regulator-name = "dvfs";
A Dsalvator-common.dtsi328 cpu-supply = <&dvfs>;
612 dvfs: dvfs { label
613 regulator-name = "dvfs";
/linux/Documentation/devicetree/bindings/firmware/
A Darm,scpi.yaml121 "arm,scpi-dvfs-clocks" - all the clocks that are variable and index
135 - arm,scpi-dvfs-clocks
188 compatible = "arm,scpi-dvfs-clocks";
/linux/arch/arm/boot/dts/
A Dtegra20-peripherals-opp.dtsi4 emc_icc_dvfs_opp_table: emc-dvfs-opp-table {
A Dtegra124-peripherals-opp.dtsi4 emc_icc_dvfs_opp_table: emc-dvfs-opp-table {
A Dtegra30-peripherals-opp.dtsi4 emc_icc_dvfs_opp_table: emc-dvfs-opp-table {
A Dtegra30.dtsi1139 level1_trip: dvfs-alert {
1182 dvfs-alert {
A Dtegra124-apalis.dtsi751 dvfs-pwm-px0 {
758 dvfs-clk-px2 {
A Dtegra124-apalis-v1.2.dtsi754 dvfs-pwm-px0 {
761 dvfs-clk-px2 {
/linux/Documentation/devicetree/bindings/dvfs/
A Dperformance-domain.yaml4 $id: http://devicetree.org/schemas/dvfs/performance-domain.yaml#
/linux/arch/arm64/boot/dts/allwinner/
A Dsun50i-a100-allwinner-perf1.dts92 * FIXME: update min and max before support dvfs.
/linux/arch/arm64/boot/dts/amlogic/
A Dmeson-gx.dtsi247 compatible = "arm,scpi-dvfs-clocks";
A Dmeson-axg.dtsi156 compatible = "arm,scpi-dvfs-clocks";
/linux/arch/arm64/boot/dts/arm/
A Djuno-base.dtsi570 compatible = "arm,scpi-dvfs-clocks";
/linux/Documentation/devicetree/bindings/arm/
A Dcpus.yaml272 dvfs/performance-domain.yaml.
/linux/arch/arm64/boot/dts/rockchip/
A Drk3308.dtsi775 /* reserved for ddr dvfs and system suspend/resume */

Completed in 51 milliseconds