Home
last modified time | relevance | path

Searched refs:gate_reg (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/hisilicon/hibmc/
A Dhibmc_drm_drv.c153 u32 gate_reg; in hibmc_set_current_gate() local
163 gate_reg = HIBMC_MODE0_GATE; in hibmc_set_current_gate()
167 gate_reg = HIBMC_MODE1_GATE; in hibmc_set_current_gate()
171 gate_reg = HIBMC_MODE0_GATE; in hibmc_set_current_gate()
174 writel(gate, mmio + gate_reg); in hibmc_set_current_gate()
/linux/drivers/clk/mediatek/
A Dclk-mtk.h68 uint32_t gate_reg; member
89 .gate_reg = _reg, \
140 .gate_reg = _gate_reg, \
A Dclk-mtk.c206 gate->reg = base + mc->gate_reg; in mtk_clk_register_composite()
/linux/drivers/clk/
A Dclk-k210.c33 u8 gate_reg; member
51 .gate_reg = (_reg), \
681 if (!cfg->gate_reg) in k210_clk_enable()
685 reg = readl(ksc->regs + cfg->gate_reg); in k210_clk_enable()
687 writel(reg, ksc->regs + cfg->gate_reg); in k210_clk_enable()
701 if (!cfg->gate_reg) in k210_clk_disable()
705 reg = readl(ksc->regs + cfg->gate_reg); in k210_clk_disable()
707 writel(reg, ksc->regs + cfg->gate_reg); in k210_clk_disable()
A Dclk-bm1880.c72 u32 gate_reg; member
114 u32 gate_reg; member
149 .gate_reg = _gate_reg, \
166 .gate_reg = _gate_reg, \
749 sys_base + clks[i].gate_reg, in bm1880_clk_register_gate()
811 gate->reg = sys_base + clks->gate_reg; in bm1880_clk_register_composite()
/linux/drivers/clk/socfpga/
A Dclk-gate-s10.c139 socfpga_clk->hw.reg = regbase + clks->gate_reg; in s10_register_gate()
197 socfpga_clk->hw.reg = regbase + clks->gate_reg; in agilex_register_gate()
A Dstratix10-clk.h64 unsigned long gate_reg; member

Completed in 20 milliseconds