| /linux/tools/testing/selftests/drivers/net/mlxsw/ |
| A D | ethtool_lanes.sh | 40 local lanes=$1; shift 93 local lanes=$1; shift 108 local lanes 117 lanes=$max_lanes 122 ethtool_set $swp1 speed $max_speed lanes $lanes 131 let $((lanes /= 2)) 145 local lanes 154 lanes=$max_lanes 159 ethtool_set $swp1 speed $max_speed lanes $lanes autoneg off 160 ethtool_set $swp2 speed $max_speed lanes $lanes autoneg off [all …]
|
| /linux/drivers/staging/media/omap4iss/ |
| A D | iss_csiphy.c | 36 reg |= (phy->lanes.data[i].pol ? in csiphy_lanes_config() 38 reg |= (phy->lanes.data[i].pos << in csiphy_lanes_config() 123 struct iss_csiphy_lanes_cfg *lanes; in omap4iss_csiphy_config() local 128 lanes = &subdevs->bus.csi2.lanecfg; in omap4iss_csiphy_config() 175 if (lanes->data[i].pos == 0) in omap4iss_csiphy_config() 178 if (lanes->data[i].pol > 1 || in omap4iss_csiphy_config() 182 if (used_lanes & (1 << lanes->data[i].pos)) in omap4iss_csiphy_config() 185 used_lanes |= 1 << lanes->data[i].pos; in omap4iss_csiphy_config() 189 if (lanes->clk.pol > 1 || in omap4iss_csiphy_config() 193 if (lanes->clk.pos == 0 || used_lanes & (1 << lanes->clk.pos)) in omap4iss_csiphy_config() [all …]
|
| /linux/drivers/gpu/drm/tegra/ |
| A D | dp.c | 51 link->lanes = 0; in drm_dp_link_reset() 233 link->lanes = link->max_lanes; in drm_dp_link_probe() 346 values[1] = link->lanes; in drm_dp_link_configure() 402 for (i = 0; i < ARRAY_SIZE(lanes) && lanes[i] <= link->max_lanes; i++) { in drm_dp_link_choose() 418 link->lanes = lanes[i]; in drm_dp_link_choose() 469 unsigned int lanes = link->lanes, *vs, *pe, *pc, i; in drm_dp_link_apply_training() local 485 for (i = 0; i < lanes; i++) in drm_dp_link_apply_training() 499 for (i = 0; i < lanes; i++) in drm_dp_link_apply_training() 503 DIV_ROUND_UP(lanes, 2)); in drm_dp_link_apply_training() 729 link->lanes, (link->lanes > 1) ? "s" : "", in drm_dp_link_train_full() [all …]
|
| /linux/arch/arm64/boot/dts/renesas/ |
| A D | hihope-rzg2-ex-aistarvision-mipi-adapter-2.1.dtsi | 18 clock-lanes = <0>; 19 data-lanes = <1 2>; 32 clock-lanes = <0>; 33 data-lanes = <1 2>; 49 clock-lanes = <0>; 50 data-lanes = <1 2>; 63 clock-lanes = <0>; 64 data-lanes = <1 2>;
|
| A D | r8a774c0-ek874-mipi-2.1.dts | 38 clock-lanes = <0>; 39 data-lanes = <1 2>; 52 clock-lanes = <0>; 53 data-lanes = <1 2>; 62 clock-lanes = <0>; 63 data-lanes = <1 2>;
|
| /linux/drivers/media/platform/omap3isp/ |
| A D | ispcsiphy.c | 166 struct isp_csiphy_lanes_cfg *lanes; in omap3isp_csiphy_config() local 174 lanes = &buscfg->bus.ccp2.lanecfg; in omap3isp_csiphy_config() 177 lanes = &buscfg->bus.csi2.lanecfg; in omap3isp_csiphy_config() 186 if (lanes->data[i].pol > 1 || lanes->data[i].pos > 3) in omap3isp_csiphy_config() 189 if (used_lanes & (1 << lanes->data[i].pos)) in omap3isp_csiphy_config() 192 used_lanes |= 1 << lanes->data[i].pos; in omap3isp_csiphy_config() 195 if (lanes->clk.pol > 1 || lanes->clk.pos > 3) in omap3isp_csiphy_config() 198 if (lanes->clk.pos == 0 || used_lanes & (1 << lanes->clk.pos)) in omap3isp_csiphy_config() 244 reg |= (lanes->data[i].pol << in omap3isp_csiphy_config() 246 reg |= (lanes->data[i].pos << in omap3isp_csiphy_config() [all …]
|
| /linux/Documentation/devicetree/bindings/media/ |
| A D | qcom,sdm845-camss.yaml | 108 clock-lanes: 111 data-lanes: 117 - data-lanes 131 clock-lanes: 135 data-lanes: 141 - data-lanes 155 clock-lanes: 158 data-lanes: 164 - data-lanes 178 clock-lanes: [all …]
|
| A D | qcom,msm8996-camss.yaml | 108 clock-lanes: 112 data-lanes: 125 - data-lanes 139 clock-lanes: 143 data-lanes: 149 - data-lanes 163 clock-lanes: 167 data-lanes: 173 - data-lanes 187 clock-lanes: [all …]
|
| A D | qcom,sdm660-camss.yaml | 114 clock-lanes: 118 data-lanes: 124 - data-lanes 138 clock-lanes: 142 data-lanes: 148 - data-lanes 162 clock-lanes: 166 data-lanes: 172 - data-lanes 186 clock-lanes: [all …]
|
| A D | ti,cal.yaml | 82 clock-lanes: 85 data-lanes: 100 clock-lanes: 103 data-lanes: 142 clock-lanes = <0>; 143 data-lanes = <1 2>; 166 clock-lanes = <0>; 167 data-lanes = <1 2>;
|
| A D | qcom,msm8916-camss.yaml | 86 clock-lanes: 90 data-lanes: 92 An array of physical data lanes indexes. 102 - clock-lanes 103 - data-lanes 117 clock-lanes: 121 data-lanes: 126 - clock-lanes 127 - data-lanes
|
| /linux/drivers/gpu/drm/bridge/adv7511/ |
| A D | adv7533.c | 43 clock_div_by_lanes[dsi->lanes - 2] << 3); in adv7511_dsi_config_timing_gen() 74 regmap_write(adv->regmap_cec, 0x1c, dsi->lanes << 4); in adv7533_dsi_power_on() 106 int lanes, ret; in adv7533_mode_set() local 112 lanes = 4; in adv7533_mode_set() 114 lanes = 3; in adv7533_mode_set() 116 if (lanes != dsi->lanes) { in adv7533_mode_set() 118 dsi->lanes = lanes; in adv7533_mode_set() 165 dsi->lanes = adv->num_dsi_lanes; in adv7533_attach_dsi()
|
| /linux/drivers/net/ethernet/netronome/nfp/ |
| A D | nfp_devlink.c | 49 ret = __nfp_eth_set_split(nsp, lanes); in nfp_devlink_set_lanes() 70 unsigned int lanes; in nfp_devlink_port_split() local 87 lanes = eth_port.port_lanes / count; in nfp_devlink_port_split() 88 if (eth_port.lanes == 10 && count == 2) in nfp_devlink_port_split() 89 lanes = 8 / count; in nfp_devlink_port_split() 91 ret = nfp_devlink_set_lanes(pf, eth_port.index, lanes); in nfp_devlink_port_split() 104 unsigned int lanes; in nfp_devlink_port_unsplit() local 121 lanes = eth_port.port_lanes; in nfp_devlink_port_unsplit() 123 lanes = 10; in nfp_devlink_port_unsplit() 125 ret = nfp_devlink_set_lanes(pf, eth_port.index, lanes); in nfp_devlink_port_unsplit() [all …]
|
| /linux/tools/testing/selftests/net/ |
| A D | devlink_port_split.py | 85 lanes = values['lanes'] 87 lanes = 0 88 return lanes 148 def exists_and_lanes(ports, lanes, dev): argument 160 if max_lanes != lanes: 162 % (port, lanes, max_lanes)) 202 def split_splittable_port(port, k, lanes, dev): argument 217 test(exists_and_lanes(new_split_group, lanes/k, dev),
|
| /linux/drivers/video/fbdev/omap2/omapfb/dss/ |
| A D | hdmi_common.c | 20 u32 lanes[8]; in hdmi_parse_lanes_of() local 22 if (len / sizeof(u32) != ARRAY_SIZE(lanes)) { in hdmi_parse_lanes_of() 27 r = of_property_read_u32_array(ep, "lanes", lanes, in hdmi_parse_lanes_of() 28 ARRAY_SIZE(lanes)); in hdmi_parse_lanes_of() 34 r = hdmi_phy_parse_lanes(phy, lanes); in hdmi_parse_lanes_of()
|
| /linux/drivers/gpu/drm/omapdrm/dss/ |
| A D | hdmi_common.c | 20 u32 lanes[8]; in hdmi_parse_lanes_of() local 22 if (len / sizeof(u32) != ARRAY_SIZE(lanes)) { in hdmi_parse_lanes_of() 27 r = of_property_read_u32_array(ep, "lanes", lanes, in hdmi_parse_lanes_of() 28 ARRAY_SIZE(lanes)); in hdmi_parse_lanes_of() 34 r = hdmi_phy_parse_lanes(phy, lanes); in hdmi_parse_lanes_of()
|
| /linux/drivers/nubus/ |
| A D | proc.c | 73 int lanes = board->lanes; in nubus_proc_add_rsrc_dir() local 78 return proc_mkdir_data(name, 0555, procdir, (void *)lanes); in nubus_proc_add_rsrc_dir() 120 int lanes = (int)proc_get_parent_data(inode); in nubus_proc_rsrc_show() local 123 if (!lanes) in nubus_proc_rsrc_show() 126 ent.mask = lanes; in nubus_proc_rsrc_show()
|
| /linux/Documentation/devicetree/bindings/media/xilinx/ |
| A D | xlnx,csi2rxss.yaml | 88 xlnx,en-active-lanes: 91 Present if the number of active lanes can be re-configured at 92 runtime in the Protocol Configuration Register. Otherwise all lanes, 115 data-lanes: 121 1 2 - For 2 lanes enabled in IP. 122 1 2 3 - For 3 lanes enabled in IP. 123 1 2 3 4 - For 4 lanes enabled in IP. 131 - data-lanes 180 xlnx,en-active-lanes; 195 data-lanes = <1 2 3 4>;
|
| /linux/Documentation/devicetree/bindings/pci/ |
| A D | nvidia,tegra20-pcie.txt | 148 - nvidia,num-lanes: Number of lanes to use for this port. Valid combinations 157 number of lanes in the nvidia,num-lanes property. Entries are of the form 210 nvidia,num-lanes = <2>; 224 nvidia,num-lanes = <2>; 316 nvidia,num-lanes = <2>; 329 nvidia,num-lanes = <2>; 342 nvidia,num-lanes = <2>; 420 nvidia,num-lanes = <2>; 433 nvidia,num-lanes = <1>; 516 nvidia,num-lanes = <4>; [all …]
|
| /linux/Documentation/devicetree/bindings/phy/ |
| A D | phy-cadence-sierra.yaml | 83 Each group of PHY lanes with a single master lane should be represented as 97 Contains list of resets, one per lane, to get all the link lanes out of reset. 104 Specifies the type of PHY for which the group of PHY lanes is used. 109 cdns,num-lanes: 111 Number of lanes in this group. The group is made up of consecutive lanes. 153 cdns,num-lanes = <2>; 160 cdns,num-lanes = <1>;
|
| A D | nvidia,tegra124-xusb-padctl.txt | 284 lanes { 305 lanes { 316 lanes { 332 lanes { 363 lanes { 416 lanes { 437 lanes { 458 lanes { 514 lanes { 542 lanes { [all …]
|
| A D | phy-cadence-torrent.yaml | 81 Each group of PHY lanes with a single master lane should be represented as a sub-node. 93 Contains list of resets, one per lane, to get all the link lanes out of reset. 100 Specifies the type of PHY for which the group of PHY lanes is used. 106 cdns,num-lanes: 108 Number of lanes. 134 - cdns,num-lanes 176 cdns,num-lanes = <4>; 204 cdns,num-lanes = <2>; 213 cdns,num-lanes = <1>;
|
| /linux/arch/arm64/boot/dts/marvell/ |
| A D | cn9132-db.dtsi | 66 * lanes not being connected. Prevent the port for being 107 /* Generic PHY, providing serdes lanes */ 155 num-lanes = <2>; 157 /* Generic PHY, providing serdes lanes */ 165 num-lanes = <1>; 167 /* Generic PHY, providing serdes lanes */ 176 /* Generic PHY, providing serdes lanes */ 223 /* Generic PHY, providing serdes lanes */
|
| /linux/drivers/gpu/drm/rockchip/ |
| A D | cdn-dp-core.c | 150 u8 lanes; in cdn_dp_get_port_lanes() local 157 lanes = 2; in cdn_dp_get_port_lanes() 159 lanes = 4; in cdn_dp_get_port_lanes() 161 lanes = 0; in cdn_dp_get_port_lanes() 164 return lanes; in cdn_dp_get_port_lanes() 184 int i, lanes; in cdn_dp_connected_port() local 189 if (lanes) in cdn_dp_connected_port() 286 u8 lanes, bpc; in cdn_dp_connector_mode_valid() local 457 port->lanes = 0; in cdn_dp_disable_phy() 522 if (lanes) { in cdn_dp_enable() [all …]
|
| /linux/Documentation/devicetree/bindings/media/i2c/ |
| A D | adv748x.txt | 52 endpoint. Each of those endpoints shall contain the data-lanes property as 56 - data-lanes: an array of physical data lane indexes 58 sources are described. For TXA 1, 2 or 4 data lanes can be described 101 clock-lanes = <0>; 102 data-lanes = <1 2 3 4>; 111 clock-lanes = <0>; 112 data-lanes = <1>;
|