Home
last modified time | relevance | path

Searched refs:mdp5_pipe (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/mdp5/
A Dmdp5.xml.h75 enum mdp5_pipe { enum
547 static inline uint32_t __offset_PIPE(enum mdp5_pipe idx) in __offset_PIPE()
566 static inline uint32_t REG_MDP5_PIPE(enum mdp5_pipe i0) { return 0x00000000 + __offset_PIPE(i0); } in REG_MDP5_PIPE()
568 static inline uint32_t REG_MDP5_PIPE_OP_MODE(enum mdp5_pipe i0) { return 0x00000200 + __offset_PIPE… in REG_MDP5_PIPE_OP_MODE()
705 static inline uint32_t REG_MDP5_PIPE_SRC_SIZE(enum mdp5_pipe i0) { return 0x00000000 + __offset_PIP… in REG_MDP5_PIPE_SRC_SIZE()
733 static inline uint32_t REG_MDP5_PIPE_SRC_XY(enum mdp5_pipe i0) { return 0x00000008 + __offset_PIPE(… in REG_MDP5_PIPE_SRC_XY()
747 static inline uint32_t REG_MDP5_PIPE_OUT_SIZE(enum mdp5_pipe i0) { return 0x0000000c + __offset_PIP… in REG_MDP5_PIPE_OUT_SIZE()
761 static inline uint32_t REG_MDP5_PIPE_OUT_XY(enum mdp5_pipe i0) { return 0x00000010 + __offset_PIPE(… in REG_MDP5_PIPE_OUT_XY()
775 static inline uint32_t REG_MDP5_PIPE_SRC0_ADDR(enum mdp5_pipe i0) { return 0x00000014 + __offset_PI… in REG_MDP5_PIPE_SRC0_ADDR()
777 static inline uint32_t REG_MDP5_PIPE_SRC1_ADDR(enum mdp5_pipe i0) { return 0x00000018 + __offset_PI… in REG_MDP5_PIPE_SRC1_ADDR()
[all …]
A Dmdp5_smp.c39 static inline u32 pipe2client(enum mdp5_pipe pipe, int plane) in pipe2client()
97 enum mdp5_pipe pipe, int nblks) in set_fifo_thresholds()
165 enum mdp5_pipe pipe, uint32_t blkcfg) in mdp5_smp_assign()
196 enum mdp5_pipe pipe) in mdp5_smp_release()
277 enum mdp5_pipe pipe = hwpipe->pipe; in write_smp_fifo_regs()
290 enum mdp5_pipe pipe; in mdp5_smp_prepare_commit()
316 enum mdp5_pipe pipe; in mdp5_smp_complete_commit()
351 enum mdp5_pipe pipe = hwpipe->pipe; in mdp5_smp_dump()
A Dmdp5_ctl.h56 enum mdp5_pipe stage[][MAX_PIPE_STAGE],
57 enum mdp5_pipe r_stage[][MAX_PIPE_STAGE],
67 u32 mdp_ctl_flush_mask_pipe(enum mdp5_pipe pipe);
A Dmdp5_pipe.h18 enum mdp5_pipe pipe;
42 struct mdp5_hw_pipe *mdp5_pipe_init(enum mdp5_pipe pipe,
A Dmdp5_smp.h80 enum mdp5_pipe pipe, uint32_t blkcfg);
82 enum mdp5_pipe pipe);
A Dmdp5_kms.h191 static inline const char *pipe2name(enum mdp5_pipe pipe) in pipe2name()
205 static inline int pipe2nclients(enum mdp5_pipe pipe) in pipe2nclients()
271 enum mdp5_pipe mdp5_plane_pipe(struct drm_plane *plane);
272 enum mdp5_pipe mdp5_plane_right_pipe(struct drm_plane *plane);
A Dmdp5_ctl.c288 static u32 mdp_ctl_blend_mask(enum mdp5_pipe pipe, in mdp_ctl_blend_mask()
308 static u32 mdp_ctl_blend_ext_mask(enum mdp5_pipe pipe, in mdp_ctl_blend_ext_mask()
350 enum mdp5_pipe stage[][MAX_PIPE_STAGE], in mdp5_ctl_blend()
351 enum mdp5_pipe r_stage[][MAX_PIPE_STAGE], in mdp5_ctl_blend()
440 u32 mdp_ctl_flush_mask_pipe(enum mdp5_pipe pipe) in mdp_ctl_flush_mask_pipe()
A Dmdp5_plane.c449 enum mdp5_pipe pipe, in set_scanout_locked()
473 static void csc_disable(struct mdp5_kms *mdp5_kms, enum mdp5_pipe pipe) in csc_disable()
482 static void csc_enable(struct mdp5_kms *mdp5_kms, enum mdp5_pipe pipe, in csc_enable()
658 static void mdp5_write_pixel_ext(struct mdp5_kms *mdp5_kms, enum mdp5_pipe pipe, in mdp5_write_pixel_ext()
743 enum mdp5_pipe pipe = hwpipe->pipe; in mdp5_hwpipe_mode_set()
834 enum mdp5_pipe pipe = hwpipe->pipe; in mdp5_plane_mode_set()
943 enum mdp5_pipe mdp5_plane_pipe(struct drm_plane *plane) in mdp5_plane_pipe()
953 enum mdp5_pipe mdp5_plane_right_pipe(struct drm_plane *plane) in mdp5_plane_right_pipe()
A Dmdp5_kms.c692 const enum mdp5_pipe *pipes, const uint32_t *offsets, in construct_pipes()
717 static const enum mdp5_pipe rgb_planes[] = { in hwpipe_init()
720 static const enum mdp5_pipe vig_planes[] = { in hwpipe_init()
723 static const enum mdp5_pipe dma_planes[] = { in hwpipe_init()
726 static const enum mdp5_pipe cursor_planes[] = { in hwpipe_init()
A Dmdp5_pipe.c151 struct mdp5_hw_pipe *mdp5_pipe_init(enum mdp5_pipe pipe, in mdp5_pipe_init()
A Dmdp5_crtc.c228 enum mdp5_pipe stage[STAGE_MAX + 1][MAX_PIPE_STAGE] = { { SSPP_NONE } }; in blend_setup()
229 enum mdp5_pipe r_stage[STAGE_MAX + 1][MAX_PIPE_STAGE] = { { SSPP_NONE } }; in blend_setup()
245 enum mdp5_pipe right_pipe; in blend_setup()
/linux/drivers/gpu/drm/msm/
A DMakefile53 disp/mdp5/mdp5_pipe.o \

Completed in 37 milliseconds