Home
last modified time | relevance | path

Searched refs:mux_reg (Results 1 – 25 of 38) sorted by relevance

12

/linux/drivers/clk/samsung/
A Dclk-cpu.c155 unsigned long div0, div1 = 0, mux_reg; in exynos_cpuclk_pre_rate_change() local
207 mux_reg = readl(base + E4210_SRC_CPU); in exynos_cpuclk_pre_rate_change()
208 writel(mux_reg | (1 << 16), base + E4210_SRC_CPU); in exynos_cpuclk_pre_rate_change()
231 unsigned long mux_reg; in exynos_cpuclk_post_rate_change() local
246 mux_reg = readl(base + E4210_SRC_CPU); in exynos_cpuclk_post_rate_change()
283 unsigned long div0, div1 = 0, mux_reg; in exynos5433_cpuclk_pre_rate_change() local
321 mux_reg = readl(base + E5433_MUX_SEL2); in exynos5433_cpuclk_pre_rate_change()
322 writel(mux_reg | 1, base + E5433_MUX_SEL2); in exynos5433_cpuclk_pre_rate_change()
341 unsigned long mux_reg; in exynos5433_cpuclk_post_rate_change() local
347 mux_reg = readl(base + E5433_MUX_SEL2); in exynos5433_cpuclk_post_rate_change()
[all …]
/linux/arch/arm/mach-omap1/include/mach/
A Dmux.h28 .mux_reg = FUNC_MUX_CTRL_##reg, \
42 .mux_reg = OMAP7XX_IO_CONF_##reg, \
53 #define MUX_REG(reg, mode_offset, mode) .mux_reg = FUNC_MUX_CTRL_##reg, \
65 .mux_reg = OMAP7XX_IO_CONF_##reg, \
75 #define MUX_CFG(desc, mux_reg, mode_offset, mode, \ argument
81 MUX_REG(mux_reg, mode_offset, mode) \
94 #define MUX_CFG_7XX(desc, mux_reg, mode_offset, mode, \ argument
99 MUX_REG_7XX(mux_reg, mode_offset, mode) \
100 PULL_REG_7XX(mux_reg, pull_bit, pull_status) \
106 const unsigned int mux_reg; member
/linux/drivers/clk/qcom/
A Dlpass-gfm-sm8250.c29 unsigned int mux_reg; member
70 .mux_reg = 0x20000,
90 .mux_reg = 0x20000,
110 .mux_reg = 0x220d8,
130 .mux_reg = 0x220d8,
150 .mux_reg = 0x240d8,
170 .mux_reg = 0x240d8,
275 gfm->gfm_mux = gfm->gfm_mux + data->gfm_clks[i]->mux_reg; in lpass_gfm_clk_driver_probe()
/linux/drivers/pinctrl/tegra/
A Dpinctrl-tegra.c380 *reg = g->mux_reg; in tegra_pinconf_reg()
386 *reg = g->mux_reg; in tegra_pinconf_reg()
392 *reg = g->mux_reg; in tegra_pinconf_reg()
398 *reg = g->mux_reg; in tegra_pinconf_reg()
404 *reg = g->mux_reg; in tegra_pinconf_reg()
411 *reg = g->mux_reg; in tegra_pinconf_reg()
422 *reg = g->mux_reg; in tegra_pinconf_reg()
463 *reg = g->mux_reg; in tegra_pinconf_reg()
695 if (g->mux_reg != -1) { in tegra_pinctrl_clear_parked_bits()
697 reg = g->mux_reg; in tegra_pinctrl_clear_parked_bits()
[all …]
A Dpinctrl-tegra.h141 s32 mux_reg; member
/linux/drivers/pinctrl/freescale/
A Dpinctrl-imx.c174 if (pin_reg->mux_reg == -1) { in imx_pmx_set_one_pin_mmio()
183 reg = readl(ipctl->base + pin_reg->mux_reg); in imx_pmx_set_one_pin_mmio()
188 pin_reg->mux_reg, reg); in imx_pmx_set_one_pin_mmio()
192 pin_reg->mux_reg, pin_mmio->mux_mode); in imx_pmx_set_one_pin_mmio()
524 u32 mux_reg, conf_reg; in imx_pinctrl_parse_pin_mmio() local
527 mux_reg = be32_to_cpu(*list++); in imx_pinctrl_parse_pin_mmio()
530 mux_reg = -1; in imx_pinctrl_parse_pin_mmio()
533 conf_reg = mux_reg; in imx_pinctrl_parse_pin_mmio()
540 *pin_id = (mux_reg != -1) ? mux_reg / 4 : conf_reg / 4; in imx_pinctrl_parse_pin_mmio()
543 pin_reg->mux_reg = mux_reg; in imx_pinctrl_parse_pin_mmio()
[all …]
A Dpinctrl-imx8ulp.c229 if (pin_reg->mux_reg == -1) in imx8ulp_pmx_gpio_set_direction()
232 reg = readl(ipctl->base + pin_reg->mux_reg); in imx8ulp_pmx_gpio_set_direction()
237 writel(reg, ipctl->base + pin_reg->mux_reg); in imx8ulp_pmx_gpio_set_direction()
A Dpinctrl-imx7ulp.c271 if (pin_reg->mux_reg == -1) in imx7ulp_pmx_gpio_set_direction()
274 reg = readl(ipctl->base + pin_reg->mux_reg); in imx7ulp_pmx_gpio_set_direction()
279 writel(reg, ipctl->base + pin_reg->mux_reg); in imx7ulp_pmx_gpio_set_direction()
A Dpinctrl-vf610.c302 if (pin_reg->mux_reg == -1) in vf610_pmx_gpio_set_direction()
306 reg = readl(ipctl->base + pin_reg->mux_reg); in vf610_pmx_gpio_set_direction()
311 writel(reg, ipctl->base + pin_reg->mux_reg); in vf610_pmx_gpio_set_direction()
/linux/arch/arm/mach-davinci/
A Dmux.h23 .mux_reg = PINMUX(muxreg), \
34 .mux_reg = INTMUX, \
45 .mux_reg = EVTMUX, \
A Dmux.c70 reg_orig = __raw_readl(pinmux_base + cfg->mux_reg); in davinci_cfg_reg()
82 __raw_writel(reg, pinmux_base + cfg->mux_reg); in davinci_cfg_reg()
96 cfg->mux_reg_name, cfg->mux_reg, reg_orig, reg); in davinci_cfg_reg()
/linux/drivers/clk/mediatek/
A Dclk-mtk.h66 uint32_t mux_reg; member
86 .mux_reg = _reg, \
122 .mux_reg = _reg, \
A Dclk-cpumux.c67 cpumux->reg = mux->mux_reg; in mtk_clk_register_cpumux()
/linux/arch/arm/mach-omap1/
A Dmux.c341 if (cfg->mux_reg) { in omap1_cfg_reg()
345 reg_orig = omap_readl(cfg->mux_reg); in omap1_cfg_reg()
358 omap_writel(reg, cfg->mux_reg); in omap1_cfg_reg()
417 cfg->mux_reg_name, cfg->mux_reg, reg_orig, reg); in omap1_cfg_reg()
/linux/drivers/clk/microchip/
A Dclk-core.c763 void __iomem *mux_reg; member
824 v = (readl(sclk->mux_reg) >> OSC_CUR_SHIFT) & OSC_CUR_MASK; in sclk_get_parent()
848 v = readl(sclk->mux_reg); in sclk_set_parent()
854 writel(v, sclk->mux_reg); in sclk_set_parent()
857 writel(OSC_SWEN, PIC32_SET(sclk->mux_reg)); in sclk_set_parent()
875 cosc = (readl(sclk->mux_reg) >> OSC_CUR_SHIFT) & OSC_CUR_MASK; in sclk_set_parent()
939 sclk->mux_reg = data->mux_reg + core->iobase; in pic32_sys_clk_register()
A Dclk-core.h29 const u32 mux_reg; member
/linux/Documentation/devicetree/bindings/pinctrl/
A Dfsl,imx8mn-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
A Dfsl,imx8mp-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
A Dfsl,imx8mm-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
A Dfsl,imx8mq-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
44 "mux_reg" indicates the offset of mux register.
A Dfsl,imx6sx-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
A Dfsl,imx6sll-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
A Dfsl,imx6ul-pinctrl.txt10 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
/linux/drivers/pinctrl/
A Dpinctrl-pistachio.c88 int mux_reg; member
643 .mux_reg = -1, \
657 .mux_reg = -1, \
671 .mux_reg = _reg, \
953 if (pg->mux_reg > 0) { in pistachio_pinmux_enable()
964 val = pctl_readl(pctl, pg->mux_reg); in pistachio_pinmux_enable()
967 pctl_writel(pctl, val, pg->mux_reg); in pistachio_pinmux_enable()
/linux/drivers/clk/
A Dclk-k210.c39 u8 mux_reg; member
61 .mux_reg = (_reg), \
720 reg = readl(ksc->regs + cfg->mux_reg); in k210_clk_set_parent()
725 writel(reg, ksc->regs + cfg->mux_reg); in k210_clk_set_parent()
740 reg = readl(ksc->regs + cfg->mux_reg); in k210_clk_get_parent()

Completed in 817 milliseconds

12