Home
last modified time | relevance | path

Searched refs:regx (Results 1 – 5 of 5) sorted by relevance

/linux/arch/alpha/include/asm/
A Dspinlock.h59 long regx; in arch_read_lock() local
73 : "=m" (*lock), "=&r" (regx) in arch_read_lock()
79 long regx; in arch_write_lock() local
93 : "=m" (*lock), "=&r" (regx) in arch_write_lock()
99 long regx; in arch_read_trylock() local
113 : "=m" (*lock), "=&r" (regx), "=&r" (success) in arch_read_trylock()
121 long regx; in arch_write_trylock() local
135 : "=m" (*lock), "=&r" (regx), "=&r" (success) in arch_write_trylock()
143 long regx; in arch_read_unlock() local
153 : "=m" (*lock), "=&r" (regx) in arch_read_unlock()
/linux/sound/x86/
A Dintel_hdmi_lpe_audio.h123 } regx; member
147 } regx; member
166 } regx; member
181 } regx; member
191 } regx; member
203 } regx; member
222 } regx; member
235 } regx; member
247 } regx; member
264 } regx; member
[all …]
A Dintel_hdmi_audio.c359 buf_cfg.regx.aud_delay = 0; in had_init_audio_ctrl()
365 cfg_val.regx.layout = LAYOUT0; in had_init_audio_ctrl()
367 cfg_val.regx.layout = LAYOUT1; in had_init_audio_ctrl()
370 cfg_val.regx.packet_mode = 1; in had_init_audio_ctrl()
373 cfg_val.regx.left_align = 1; in had_init_audio_ctrl()
375 cfg_val.regx.val_bit = 1; in had_init_audio_ctrl()
379 cfg_val.regx.dp_modei = 1; in had_init_audio_ctrl()
380 cfg_val.regx.set = 1; in had_init_audio_ctrl()
612 frame3.regx.chnl_alloc = ca; in had_prog_dip()
633 ctrl_state.regx.dip_freq = 1; in had_prog_dip()
[all …]
/linux/arch/csky/abiv2/
A Dfpu.c23 unsigned long instrptr, regx = 0; in fpu_libc_helper() local
54 regx = *(&regs->a0 + index); in fpu_libc_helper()
57 mtcr("cr<1, 2>", regx); in fpu_libc_helper()
59 mtcr("cr<2, 2>", regx); in fpu_libc_helper()
77 regx = mfcr("cr<1, 2>"); in fpu_libc_helper()
79 regx = mfcr("cr<2, 2>"); in fpu_libc_helper()
83 *(&regs->a0 + index) = regx; in fpu_libc_helper()
/linux/arch/mips/cavium-octeon/
A Docteon-irq.c1398 u64 regx, ipx; in octeon_irq_init_ciu2_percpu() local
1410 for (regx = 0; regx <= 0x8000; regx += 0x1000) { in octeon_irq_init_ciu2_percpu()
1412 cvmx_write_csr(base + regx + ipx, 0); in octeon_irq_init_ciu2_percpu()

Completed in 20 milliseconds