Searched refs:sil_port (Results 1 – 1 of 1) sorted by relevance
230 } sil_port[] = { variable543 writel(0, mmio_base + sil_port[ap->port_no].sien); in sil_freeze()666 mmio_base + sil_port[i].fifo_cfg); in sil_init_controller()676 tmp = readl(mmio_base + sil_port[i].sfis_cfg); in sil_init_controller()682 writel(tmp & ~0x3, mmio_base + sil_port[i].sfis_cfg); in sil_init_controller()689 tmp = readl(mmio_base + sil_port[2].bmdma); in sil_init_controller()692 mmio_base + sil_port[2].bmdma); in sil_init_controller()772 ioaddr->cmd_addr = mmio_base + sil_port[i].tf; in sil_init_one()774 ioaddr->ctl_addr = mmio_base + sil_port[i].ctl; in sil_init_one()775 ioaddr->bmdma_addr = mmio_base + sil_port[i].bmdma; in sil_init_one()[all …]
Completed in 4 milliseconds