Home
last modified time | relevance | path

Searched refs:txdctl (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/net/ethernet/intel/fm10k/
A Dfm10k_common.c479 u32 txdctl = fm10k_read_reg(hw, FM10K_TXDCTL(0)); in fm10k_get_host_state_generic() local
485 if (!(~txdctl) || !(txdctl & FM10K_TXDCTL_ENABLE)) in fm10k_get_host_state_generic()
489 if (!mac->get_host_state || !(~txdctl)) in fm10k_get_host_state_generic()
493 if (mac->tx_ready && !(txdctl & FM10K_TXDCTL_ENABLE)) { in fm10k_get_host_state_generic()
A Dfm10k_pf.c832 u32 msg[4], txdctl, txqctl, tdbal = 0, tdbah = 0; in fm10k_iov_assign_default_mac_vlan_pf() local
895 txdctl = fm10k_read_reg(hw, FM10K_TXDCTL(vf_q_idx)); in fm10k_iov_assign_default_mac_vlan_pf()
896 for (timeout = 0; txdctl & FM10K_TXDCTL_ENABLE; timeout++) { in fm10k_iov_assign_default_mac_vlan_pf()
904 txdctl = fm10k_read_reg(hw, FM10K_TXDCTL(vf_q_idx)); in fm10k_iov_assign_default_mac_vlan_pf()
A Dfm10k_pci.c875 u32 txdctl = BIT(FM10K_TXDCTL_MAX_TIME_SHIFT) | FM10K_TXDCTL_ENABLE; in fm10k_configure_tx_ring() local
920 fm10k_write_reg(hw, FM10K_TXDCTL(reg_idx), txdctl); in fm10k_configure_tx_ring()
935 u32 txdctl; in fm10k_enable_tx_ring() local
945 txdctl = fm10k_read_reg(hw, FM10K_TXDCTL(reg_idx)); in fm10k_enable_tx_ring()
946 } while (!(txdctl & FM10K_TXDCTL_ENABLE) && --wait_loop); in fm10k_enable_tx_ring()
/linux/drivers/net/ethernet/intel/igbvf/
A Dnetdev.c1290 u32 txdctl, dca_txctrl; in igbvf_configure_tx() local
1293 txdctl = er32(TXDCTL(0)); in igbvf_configure_tx()
1294 ew32(TXDCTL(0), txdctl & ~E1000_TXDCTL_QUEUE_ENABLE); in igbvf_configure_tx()
1317 txdctl |= E1000_TXDCTL_QUEUE_ENABLE; in igbvf_configure_tx()
1318 ew32(TXDCTL(0), txdctl); in igbvf_configure_tx()
1566 u32 rxdctl, txdctl; in igbvf_down() local
1581 txdctl = er32(TXDCTL(0)); in igbvf_down()
1582 ew32(TXDCTL(0), txdctl & ~E1000_TXDCTL_QUEUE_ENABLE); in igbvf_down()
/linux/drivers/net/ethernet/intel/e1000e/
A Dich8lan.c4816 u32 ctrl_ext, txdctl, snoop, fflt_dbg; in e1000_init_hw_ich8lan() local
4853 txdctl = er32(TXDCTL(0)); in e1000_init_hw_ich8lan()
4854 txdctl = ((txdctl & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_ich8lan()
4856 txdctl = ((txdctl & ~E1000_TXDCTL_PTHRESH) | in e1000_init_hw_ich8lan()
4858 ew32(TXDCTL(0), txdctl); in e1000_init_hw_ich8lan()
4859 txdctl = er32(TXDCTL(1)); in e1000_init_hw_ich8lan()
4860 txdctl = ((txdctl & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_ich8lan()
4862 txdctl = ((txdctl & ~E1000_TXDCTL_PTHRESH) | in e1000_init_hw_ich8lan()
4864 ew32(TXDCTL(1), txdctl); in e1000_init_hw_ich8lan()
A Dnetdev.c2952 u32 txdctl = er32(TXDCTL(0)); in e1000_configure_tx() local
2954 txdctl &= ~(E1000_TXDCTL_PTHRESH | E1000_TXDCTL_HTHRESH | in e1000_configure_tx()
2965 txdctl |= E1000_TXDCTL_DMA_BURST_ENABLE; in e1000_configure_tx()
2966 ew32(TXDCTL(0), txdctl); in e1000_configure_tx()
/linux/drivers/net/ethernet/intel/igc/
A Digc_main.c695 u32 txdctl = 0; in igc_configure_tx_ring() local
714 txdctl |= IGC_TX_PTHRESH; in igc_configure_tx_ring()
715 txdctl |= IGC_TX_HTHRESH << 8; in igc_configure_tx_ring()
716 txdctl |= IGC_TX_WTHRESH << 16; in igc_configure_tx_ring()
718 txdctl |= IGC_TXDCTL_QUEUE_ENABLE; in igc_configure_tx_ring()
719 wr32(IGC_TXDCTL(reg_idx), txdctl); in igc_configure_tx_ring()
6909 u32 txdctl; in igc_disable_tx_ring_hw() local
6911 txdctl = rd32(IGC_TXDCTL(idx)); in igc_disable_tx_ring_hw()
6912 txdctl &= ~IGC_TXDCTL_QUEUE_ENABLE; in igc_disable_tx_ring_hw()
6913 txdctl |= IGC_TXDCTL_SWFLUSH; in igc_disable_tx_ring_hw()
[all …]
/linux/drivers/net/ethernet/intel/ixgbe/
A Dixgbe_main.c3474 u32 txdctl = IXGBE_TXDCTL_ENABLE; in ixgbe_configure_tx_ring() local
3505 txdctl |= 1u << 16; /* WTHRESH = 1 */ in ixgbe_configure_tx_ring()
3507 txdctl |= 8u << 16; /* WTHRESH = 8 */ in ixgbe_configure_tx_ring()
3513 txdctl |= (1u << 8) | /* HTHRESH = 1 */ in ixgbe_configure_tx_ring()
3542 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(reg_idx), txdctl); in ixgbe_configure_tx_ring()
3552 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(reg_idx)); in ixgbe_configure_tx_ring()
5836 u32 txdctl; in ixgbe_disable_tx() local
5884 txdctl = 0; in ixgbe_disable_tx()
5904 if (!(txdctl & IXGBE_TXDCTL_ENABLE)) in ixgbe_disable_tx()
10322 u32 txdctl; in ixgbe_disable_txr_hw() local
[all …]
/linux/drivers/net/ethernet/intel/ixgbevf/
A Dixgbevf_main.c1690 u32 txdctl = IXGBE_TXDCTL_ENABLE; in ixgbevf_configure_tx_ring() local
1724 txdctl |= (8 << 16); /* WTHRESH = 8 */ in ixgbevf_configure_tx_ring()
1727 txdctl |= (1u << 8) | /* HTHRESH = 1 */ in ixgbevf_configure_tx_ring()
1737 IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx), txdctl); in ixgbevf_configure_tx_ring()
1742 txdctl = IXGBE_READ_REG(hw, IXGBE_VFTXDCTL(reg_idx)); in ixgbevf_configure_tx_ring()
1743 } while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE)); in ixgbevf_configure_tx_ring()
/linux/drivers/net/ethernet/intel/igb/
A Digb_main.c4297 u32 txdctl = 0; in igb_configure_tx_ring() local
4311 txdctl |= IGB_TX_PTHRESH; in igb_configure_tx_ring()
4312 txdctl |= IGB_TX_HTHRESH << 8; in igb_configure_tx_ring()
4313 txdctl |= IGB_TX_WTHRESH << 16; in igb_configure_tx_ring()
4319 txdctl |= E1000_TXDCTL_QUEUE_ENABLE; in igb_configure_tx_ring()
4320 wr32(E1000_TXDCTL(reg_idx), txdctl); in igb_configure_tx_ring()

Completed in 88 milliseconds