Home
last modified time | relevance | path

Searched refs:xreg (Results 1 – 14 of 14) sorted by relevance

/linux/include/sound/
A Dsoc.h33 {.reg = xreg, .rreg = xreg, .shift = shift_left, \
38 {.reg = xreg, .rreg = xreg, .shift = shift_left, \
43 #define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \ argument
69 {.reg = xreg, .rreg = xreg, .shift = xshift, \
89 {.reg = xreg, .rreg = xreg, \
100 {.reg = xreg, .rreg = xreg, .shift = xshift, \
167 {.reg = xreg, .rreg = xrreg, \
187 {.reg = xreg, .rreg = xreg, \
203 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xitems, xtexts)
260 {.reg = xreg, .rreg = xreg, .shift = xshift, \
[all …]
/linux/sound/soc/tegra/
A Dtegra210_ahub.h43 #define SOC_VALUE_ENUM_WIDE(xreg, shift, xmax, xtexts, xvalues) \ argument
45 .reg = xreg, \
54 #define SOC_VALUE_ENUM_WIDE_DECL(name, xreg, shift, xtexts, xvalues) \ argument
56 SOC_VALUE_ENUM_WIDE(xreg, shift, ARRAY_SIZE(xtexts), \
A Dtegra210_admaif.c626 #define NV_SOC_ENUM_EXT(xname, xreg, xhandler_get, xhandler_put, xenum_text) \ argument
634 SOC_ENUM_SINGLE(xreg, 0, ARRAY_SIZE(xenum_text), xenum_text) \
/linux/sound/pci/ac97/
A Dac97_patch.h40 #define AC97_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xtexts) \ argument
41 { .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
43 #define AC97_ENUM_SINGLE(xreg, xshift, xmask, xtexts) \ argument
44 AC97_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xtexts)
/linux/sound/soc/codecs/
A Dtda7419.c251 #define TDA7419_SINGLE_VALUE(xreg, xmask, xmin, xmax, xthresh, xinvert) \ argument
253 {.reg = xreg, .rreg = xreg, .mask = xmask, .min = xmin, \
262 #define TDA7419_SINGLE_TLV(xname, xreg, xmask, xmin, xmax, xthresh, \ argument
272 .private_value = TDA7419_SINGLE_VALUE(xreg, xmask, xmin, \
/linux/sound/pci/ice1712/
A Dquartet.c650 #define PRIV_SW(xid, xbit, xreg) [xid] = {.bit = xbit,\ argument
651 .set_register = set_##xreg,\
652 .get_register = get_##xreg, }
655 #define PRIV_ENUM2(xid, xbit, xreg, xtext1, xtext2) [xid] = {.bit = xbit,\ argument
656 .set_register = set_##xreg,\
657 .get_register = get_##xreg,\
/linux/Documentation/sound/soc/
A Dcodec.rst105 #define SOC_ENUM_SINGLE(xreg, xshift, xmask, xtexts)
110 xreg = register
115 #define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xtexts)
/linux/sound/soc/intel/atom/
A Dsst-atom-controls.h863 #define SST_SSP_MUX_ENUM(xreg, xshift, xtexts) \ argument
864 (struct soc_enum) SOC_ENUM_DOUBLE(xreg, xshift, xshift, ARRAY_SIZE(xtexts), xtexts)
866 #define SST_SSP_MUX_CTL(xpname, xinstance, xreg, xshift, xtexts) \ argument
868 SST_SSP_MUX_ENUM(xreg, xshift, xtexts))
/linux/sound/ppc/
A Dawacs.c188 #define AWACS_VOLUME(xname, xreg, xshift, xinverted) \ argument
193 .private_value = (xreg) | ((xshift) << 8) | ((xinverted) << 16) }
239 #define AWACS_SWITCH(xname, xreg, xshift, xinvert) \ argument
244 .private_value = (xreg) | ((xshift) << 8) | ((xinvert) << 16) }
/linux/sound/soc/fsl/
A Dfsl_audmix.c17 #define SOC_ENUM_SINGLE_S(xreg, xshift, xtexts) \ argument
18 SOC_ENUM_SINGLE(xreg, xshift, ARRAY_SIZE(xtexts), xtexts)
A Dfsl_easrc.c106 #define SOC_SINGLE_REG_RW(xname, xreg) \ argument
112 { .regbase = xreg, .regcount = 1, .nbits = 32, \
115 #define SOC_SINGLE_VAL_RW(xname, xreg) \ argument
121 { .regbase = xreg, .regcount = 1, .nbits = 32, \
/linux/sound/pci/emu10k1/
A Dp16v.c757 #define P16V_VOL(xname,xreg,xhl) { \ argument
765 .private_value = ((xreg) | ((xhl) << 8)) \
/linux/sound/pci/
A Dcmipci.c2398 #define DEFINE_SWITCH_ARG(sname, xreg, xmask, xmask_on, xis_byte, xac3) \ argument
2400 .reg = xreg, \
2407 #define DEFINE_BIT_SWITCH_ARG(sname, xreg, xmask, xis_byte, xac3) \ argument
2408 DEFINE_SWITCH_ARG(sname, xreg, xmask, xmask, xis_byte, xac3)
/linux/arch/x86/events/intel/
A Dcore.c3207 struct hw_perf_event_extra *xreg, *breg; in intel_shared_regs_constraints() local
3209 xreg = &event->hw.extra_reg; in intel_shared_regs_constraints()
3210 if (xreg->idx != EXTRA_REG_NONE) { in intel_shared_regs_constraints()
3211 c = __intel_shared_reg_get_constraints(cpuc, event, xreg); in intel_shared_regs_constraints()
3219 __intel_shared_reg_put_constraints(cpuc, xreg); in intel_shared_regs_constraints()

Completed in 50 milliseconds