Home
last modified time | relevance | path

Searched refs:DAIF_FIQ_BIT (Results 1 – 13 of 13) sorted by relevance

/tf-a-ffa_el3_spmc/bl32/tsp/aarch64/
A Dtsp_entrypoint.S187 msr daifset, #DAIF_FIQ_BIT
464 msr daifclr, #DAIF_FIQ_BIT | DAIF_IRQ_BIT
466 msr daifset, #DAIF_FIQ_BIT | DAIF_IRQ_BIT
/tf-a-ffa_el3_spmc/services/spd/opteed/
A Dopteed_common.c53 DAIF_FIQ_BIT | in opteed_init_optee_ep_state()
/tf-a-ffa_el3_spmc/plat/mediatek/common/
A Dmtk_plat_common.c116 daif = DAIF_ABT_BIT | DAIF_IRQ_BIT | DAIF_FIQ_BIT; in plat_get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/drivers/renesas/common/watchdog/
A Dswdt.c141 write_daifset(DAIF_FIQ_BIT); in rcar_swdt_release()
/tf-a-ffa_el3_spmc/plat/imx/common/
A Dimx_sip_handler.c243 (DAIF_FIQ_BIT | DAIF_IRQ_BIT | DAIF_ABT_BIT)); in imx_kernel_entry_handler()
/tf-a-ffa_el3_spmc/include/arch/aarch64/
A Darch_helpers.h310 write_daifclr(DAIF_FIQ_BIT); in enable_fiq()
338 write_daifset(DAIF_FIQ_BIT); in disable_fiq()
A Darch.h549 #define DAIF_FIQ_BIT (U(1) << 0) macro
589 (DAIF_FIQ_BIT | DAIF_IRQ_BIT | DAIF_ABT_BIT | DAIF_DBG_BIT)
591 #define DISABLE_INTERRUPTS (DAIF_FIQ_BIT | DAIF_IRQ_BIT)
/tf-a-ffa_el3_spmc/plat/mediatek/mt6795/
A Dbl31_plat_setup.c399 (DAIF_FIQ_BIT | DAIF_IRQ_BIT | DAIF_ABT_BIT)); in bl31_plat_get_next_kernel32_ep_info()
/tf-a-ffa_el3_spmc/services/std_svc/spmd/
A Dspmd_main.c282 DAIF_FIQ_BIT | in spmd_spmc_init()
/tf-a-ffa_el3_spmc/services/spd/trusty/
A Dtrusty.c469 DAIF_FIQ_BIT | in trusty_setup()
/tf-a-ffa_el3_spmc/lib/psci/
A Dpsci_common.c677 daif = DAIF_ABT_BIT | DAIF_IRQ_BIT | DAIF_FIQ_BIT; in psci_get_ns_ep_info()
/tf-a-ffa_el3_spmc/plat/renesas/rzg/
A Dbl2_plat_setup.c706 write_daifclr(DAIF_FIQ_BIT); in bl2_el3_early_platform_setup()
/tf-a-ffa_el3_spmc/plat/renesas/rcar/
A Dbl2_plat_setup.c842 write_daifclr(DAIF_FIQ_BIT); in bl2_el3_early_platform_setup()

Completed in 22 milliseconds