Home
last modified time | relevance | path

Searched refs:ICC_SRE_SRE_BIT (Results 1 – 7 of 7) sorted by relevance

/tf-a-ffa_el3_spmc/include/plat/arm/common/aarch64/
A Darm_macros.S50 tst x8, #ICC_SRE_SRE_BIT
/tf-a-ffa_el3_spmc/plat/xilinx/versal/include/
A Dplat_macros.S50 tst x8, #ICC_SRE_SRE_BIT
/tf-a-ffa_el3_spmc/plat/qti/common/inc/aarch64/
A Dplat_macros.S59 tst x8, #ICC_SRE_SRE_BIT
/tf-a-ffa_el3_spmc/plat/rockchip/common/include/
A Dplat_macros.S58 tst x8, #ICC_SRE_SRE_BIT
/tf-a-ffa_el3_spmc/include/plat/marvell/armada/common/aarch64/
A Dmarvell_macros.S57 tst x8, #ICC_SRE_SRE_BIT
/tf-a-ffa_el3_spmc/drivers/arm/gic/v3/
A Dgicv3_main.c301 icc_sre_el3 |= (ICC_SRE_EN_BIT | ICC_SRE_SRE_BIT); in gicv3_cpuif_enable()
314 write_icc_sre_el1(ICC_SRE_SRE_BIT); in gicv3_cpuif_enable()
322 write_icc_sre_el1(ICC_SRE_SRE_BIT); in gicv3_cpuif_enable()
/tf-a-ffa_el3_spmc/include/drivers/arm/
A Dgicv3.h240 #define ICC_SRE_SRE_BIT BIT_32(0) macro

Completed in 11 milliseconds