Searched refs:REG (Results 1 – 6 of 6) sorted by relevance
| /tf-a-ffa_el3_spmc/drivers/arm/gic/v3/ |
| A D | gicv3_private.h | 28 #define BIT_NUM(REG, id) \ argument
44 GICD_##REG##R + (((uintptr_t)(id) >> REG##R_SHIFT) << 2) : \
46 REG##R_SHIFT) << 2))
50 GICD_##REG##R + (((uintptr_t)(id) >> REG##R_SHIFT) << 3) : \
52 REG##R_SHIFT) << 3))
59 (GICD_##REG##R + (((uintptr_t)(id) >> REG##R_SHIFT) << 2))
62 (GICD_##REG##R + (((uintptr_t)(id) >> REG##R_SHIFT) << 3))
91 BIT_NUM(REG, (id))) & 1U)
121 GICR_##REG##R + (((uintptr_t)(id) >> REG##R_SHIFT) << 2) : \
129 (GICR_##REG##R + (((uintptr_t)(id) >> REG##R_SHIFT) << 2))
[all …]
|
| A D | gicv3_main.c | 51 int_id += (1U << REG##R_SHIFT)) { \
54 REG##R_SHIFT]); \
61 int_id += (1U << REG##R_SHIFT)) { \
63 REG##R_SHIFT] = gicd_read_##reg((base), int_id); \
71 int_id += (1U << REG##R_SHIFT)) { \
74 round_up(TOTAL_SPI_INTR_NUM, 1U << REG##R_SHIFT)))\
75 >> REG##R_SHIFT]); \
82 int_id += (1U << REG##R_SHIFT)) { \
84 round_up(TOTAL_SPI_INTR_NUM, 1U << REG##R_SHIFT)))\
85 >> REG##R_SHIFT] = gicd_read_##reg((base), int_id);\
[all …]
|
| /tf-a-ffa_el3_spmc/plat/mediatek/mt8192/drivers/apusys/ |
| A D | mtk_apusys_apc_def.h | 85 #define apuapc_writel(VAL, REG) mmio_write_32((uintptr_t)REG, VAL) argument
86 #define apuapc_readl(REG) mmio_read_32((uintptr_t)REG) argument
|
| /tf-a-ffa_el3_spmc/plat/mediatek/mt8192/drivers/devapc/ |
| A D | devapc.h | 173 #define devapc_writel(VAL, REG) mmio_write_32((uintptr_t)REG, VAL) argument
174 #define devapc_readl(REG) mmio_read_32((uintptr_t)REG) argument
|
| /tf-a-ffa_el3_spmc/docs/plat/marvell/armada/misc/ |
| A D | mvebu-io-win.rst | 44 {0x00000000ffe00000, 0x000000000100000, PCIE_REGS_TID}, /* PCI-REG window 64Kb for PCIe-reg*/
|
| /tf-a-ffa_el3_spmc/fdts/ |
| A D | fvp-defs.dtsi | 48 #define REG(c, p) \ macro
52 #define REG(c, p) \ macro
82 REG(c, p) \
|
Completed in 16 milliseconds