Home
last modified time | relevance | path

Searched refs:u_register_t (Results 1 – 25 of 386) sorted by relevance

12345678910>>...16

/trusted-firmware-a/plat/imx/common/include/
A Dimx_sip_svc.h38 u_register_t x2, u_register_t x3,
39 u_register_t x4);
42 u_register_t x2, u_register_t x3);
47 u_register_t x2, u_register_t x3, void *handle);
52 u_register_t x2, u_register_t x3);
54 u_register_t x2, u_register_t x3, u_register_t x4);
56 u_register_t x2, u_register_t x3);
58 u_register_t x1, u_register_t x2);
60 u_register_t x2, u_register_t x3,
61 u_register_t x4);
[all …]
/trusted-firmware-a/include/arch/aarch32/
A Dsmccc_helpers.h39 u_register_t r0;
40 u_register_t r1;
41 u_register_t r2;
42 u_register_t r3;
43 u_register_t r4;
44 u_register_t r5;
45 u_register_t r6;
46 u_register_t r7;
47 u_register_t r8;
48 u_register_t r9;
[all …]
/trusted-firmware-a/plat/nxp/common/psci/include/
A Dplat_psci.h120 int _psci_cpu_on(u_register_t core_mask);
121 void _psci_cpu_prep_off(u_register_t core_mask);
123 u_register_t wakeup_address);
125 u_register_t wakeup_address);
127 u_register_t wakeup_address);
128 void _psci_wakeup(u_register_t core_mask);
129 void _psci_core_entr_stdby(u_register_t core_mask);
138 void _psci_sys_prep_stdby(u_register_t core_mask);
139 void _psci_sys_exit_stdby(u_register_t core_mask);
140 void _psci_sys_prep_pwrdn(u_register_t core_mask);
[all …]
/trusted-firmware-a/plat/imx/common/
A Dimx_sip_handler.c40 u_register_t x1, in imx_srtc_handler()
41 u_register_t x2, in imx_srtc_handler()
42 u_register_t x3, in imx_srtc_handler()
43 u_register_t x4) in imx_srtc_handler()
71 u_register_t x1, in imx_cpufreq_handler()
114 u_register_t x1, in imx_otp_handler()
115 u_register_t x2) in imx_otp_handler()
224 u_register_t x1, in imx_kernel_entry_handler()
225 u_register_t x2, in imx_kernel_entry_handler()
226 u_register_t x3, in imx_kernel_entry_handler()
[all …]
/trusted-firmware-a/plat/nxp/common/sip_svc/
A Dsip_svc.c39 uint64_t el2_2_aarch32(u_register_t smc_id, u_register_t start_addr,
40 u_register_t parm1, u_register_t parm2);
42 uint64_t prefetch_disable(u_register_t smc_id, u_register_t mask);
62 u_register_t x1, in nxp_sip_handler()
63 u_register_t x2, in nxp_sip_handler()
64 u_register_t x3, in nxp_sip_handler()
65 u_register_t x4, in nxp_sip_handler()
158 u_register_t x1, in sip_smc_handler()
159 u_register_t x2, in sip_smc_handler()
160 u_register_t x3, in sip_smc_handler()
[all …]
/trusted-firmware-a/lib/psci/
A Dpsci_main.c26 u_register_t context_id) in psci_cpu_on()
56 u_register_t context_id) in psci_cpu_suspend()
377 u_register_t x1, in psci_smc_handler()
378 u_register_t x2, in psci_smc_handler()
379 u_register_t x3, in psci_smc_handler()
380 u_register_t x4, in psci_smc_handler()
383 u_register_t flags) in psci_smc_handler()
385 u_register_t ret; in psci_smc_handler()
388 return (u_register_t)SMC_UNK; in psci_smc_handler()
488 ret = (u_register_t) in psci_smc_handler()
[all …]
A Dpsci_mem_protect.c14 u_register_t psci_mem_protect(unsigned int enable) in psci_mem_protect()
22 return (u_register_t) PSCI_E_NOT_SUPPORTED; in psci_mem_protect()
24 return (u_register_t) PSCI_E_NOT_SUPPORTED; in psci_mem_protect()
29 u_register_t psci_mem_chk_range(uintptr_t base, u_register_t length) in psci_mem_chk_range()
36 return (u_register_t) PSCI_E_DENIED; in psci_mem_chk_range()
40 (u_register_t) PSCI_E_DENIED : (u_register_t) PSCI_E_SUCCESS; in psci_mem_chk_range()
A Dpsci_private.h146 u_register_t mpidr;
273 int psci_validate_mpidr(u_register_t mpidr);
278 uintptr_t entrypoint, u_register_t context_id);
295 int psci_spd_migrate_info(u_register_t *mpidr);
306 int psci_cpu_on_start(u_register_t target_cpu,
329 u_register_t psci_system_reset2(uint32_t reset_type, u_register_t cookie);
336 u_register_t psci_stat_residency(u_register_t target_cpu,
338 u_register_t psci_stat_count(u_register_t target_cpu,
342 u_register_t psci_mem_protect(unsigned int enable);
343 u_register_t psci_mem_chk_range(uintptr_t base, u_register_t length);
/trusted-firmware-a/include/lib/psci/
A Dpsci_lib.h24 void (*svc_on)(u_register_t target_cpu);
25 int32_t (*svc_off)(u_register_t __unused unused);
26 void (*svc_suspend)(u_register_t max_off_pwrlvl);
29 int32_t (*svc_migrate)(u_register_t from_cpu, u_register_t to_cpu);
78 u_register_t psci_smc_handler(uint32_t smc_fid,
79 u_register_t x1,
80 u_register_t x2,
81 u_register_t x3,
82 u_register_t x4,
85 u_register_t flags);
[all …]
/trusted-firmware-a/plat/mediatek/common/
A Dmtk_sip_svc.c26 u_register_t x1, in mediatek_plat_sip_handler()
27 u_register_t x2, in mediatek_plat_sip_handler()
28 u_register_t x3, in mediatek_plat_sip_handler()
29 u_register_t x4, in mediatek_plat_sip_handler()
41 u_register_t x1, in mediatek_sip_handler()
42 u_register_t x2, in mediatek_sip_handler()
43 u_register_t x3, in mediatek_sip_handler()
44 u_register_t x4, in mediatek_sip_handler()
92 u_register_t x1, in sip_smc_handler()
93 u_register_t x2, in sip_smc_handler()
[all …]
/trusted-firmware-a/include/bl2/
A Dbl2.h12 void bl2_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2,
13 u_register_t arg3);
14 void bl2_el3_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2,
15 u_register_t arg3);
/trusted-firmware-a/drivers/marvell/secure_dfx_access/
A Ddfx.h19 int mvebu_dfx_thermal_handle(u_register_t func, u_register_t *read,
20 u_register_t x2, u_register_t x3);
21 int mvebu_dfx_misc_handle(u_register_t func, u_register_t *read,
22 u_register_t addr, u_register_t val);
A Dmisc_dfx.c57 static _Bool is_valid(u_register_t addr) in is_valid()
83 static int armada_dfx_sread(u_register_t *read, u_register_t addr) in armada_dfx_sread()
93 static int armada_dfx_swrite(u_register_t addr, u_register_t val) in armada_dfx_swrite()
103 int mvebu_dfx_misc_handle(u_register_t func, u_register_t *read, in mvebu_dfx_misc_handle()
104 u_register_t addr, u_register_t val) in mvebu_dfx_misc_handle()
/trusted-firmware-a/plat/mediatek/common/custom/
A Doem_svc.c38 u_register_t x1, in oem_smc_handler()
39 u_register_t x2, in oem_smc_handler()
40 u_register_t x3, in oem_smc_handler()
41 u_register_t x4, in oem_smc_handler()
44 u_register_t flags) in oem_smc_handler()
55 u_register_t x1, in oem_svc_smc_handler()
56 u_register_t x2, in oem_svc_smc_handler()
57 u_register_t x3, in oem_svc_smc_handler()
58 u_register_t x4, in oem_svc_smc_handler()
61 u_register_t flags) in oem_svc_smc_handler()
/trusted-firmware-a/plat/rockchip/common/
A Drockchip_sip_svc.c24 u_register_t x1, in rockchip_plat_sip_handler()
25 u_register_t x2, in rockchip_plat_sip_handler()
26 u_register_t x3, in rockchip_plat_sip_handler()
27 u_register_t x4, in rockchip_plat_sip_handler()
30 u_register_t flags) in rockchip_plat_sip_handler()
40 u_register_t x1, in sip_smc_handler()
41 u_register_t x2, in sip_smc_handler()
42 u_register_t x3, in sip_smc_handler()
43 u_register_t x4, in sip_smc_handler()
46 u_register_t flags) in sip_smc_handler()
/trusted-firmware-a/include/plat/common/
A Dplatform.h66 int plat_core_pos_by_mpidr(u_register_t mpidr);
76 u_register_t plat_get_stack_protector_canary(void);
103 void plat_ic_raise_el3_sgi(int sgi_num, u_register_t target);
105 u_register_t mpidr);
209 void bl2_early_platform_setup2(u_register_t arg0, u_register_t arg1, u_register_t arg2, u_register_…
240 void bl2_el3_early_platform_setup(u_register_t arg0, u_register_t arg1,
241 u_register_t arg2, u_register_t arg3);
269 void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
270 u_register_t arg2, u_register_t arg3);
288 u_register_t plat_psci_stat_get_residency(unsigned int lvl,
[all …]
/trusted-firmware-a/bl2/
A Dbl2_main.c33 void bl2_el3_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2, in bl2_el3_setup()
34 u_register_t arg3) in bl2_el3_setup()
54 void bl2_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2, in bl2_setup()
55 u_register_t arg3) in bl2_setup()
/trusted-firmware-a/include/drivers/arm/fvp/
A Dfvp_pwrc.h45 void fvp_pwrc_write_pcoffr(u_register_t mpidr);
46 void fvp_pwrc_write_ppoffr(u_register_t mpidr);
47 void fvp_pwrc_write_pponr(u_register_t mpidr);
48 void fvp_pwrc_set_wen(u_register_t mpidr);
49 void fvp_pwrc_clr_wen(u_register_t mpidr);
50 unsigned int fvp_pwrc_read_psysr(u_register_t mpidr);
51 unsigned int fvp_pwrc_get_cpu_wkr(u_register_t mpidr);
/trusted-firmware-a/drivers/arm/fvp/
A Dfvp_pwrc.c19 unsigned int fvp_pwrc_get_cpu_wkr(u_register_t mpidr) in fvp_pwrc_get_cpu_wkr()
24 unsigned int fvp_pwrc_read_psysr(u_register_t mpidr) in fvp_pwrc_read_psysr()
34 void fvp_pwrc_write_pponr(u_register_t mpidr) in fvp_pwrc_write_pponr()
41 void fvp_pwrc_write_ppoffr(u_register_t mpidr) in fvp_pwrc_write_ppoffr()
48 void fvp_pwrc_set_wen(u_register_t mpidr) in fvp_pwrc_set_wen()
56 void fvp_pwrc_clr_wen(u_register_t mpidr) in fvp_pwrc_clr_wen()
64 void fvp_pwrc_write_pcoffr(u_register_t mpidr) in fvp_pwrc_write_pcoffr()
/trusted-firmware-a/plat/rockchip/px30/
A Dplat_sip_calls.c15 u_register_t x1, in rockchip_plat_sip_handler()
16 u_register_t x2, in rockchip_plat_sip_handler()
17 u_register_t x3, in rockchip_plat_sip_handler()
18 u_register_t x4, in rockchip_plat_sip_handler()
21 u_register_t flags) in rockchip_plat_sip_handler()
/trusted-firmware-a/plat/rockchip/rk3288/
A Dplat_sip_calls.c15 u_register_t x1, in rockchip_plat_sip_handler()
16 u_register_t x2, in rockchip_plat_sip_handler()
17 u_register_t x3, in rockchip_plat_sip_handler()
18 u_register_t x4, in rockchip_plat_sip_handler()
21 u_register_t flags) in rockchip_plat_sip_handler()
/trusted-firmware-a/plat/rockchip/rk3368/
A Dplat_sip_calls.c15 u_register_t x1, in rockchip_plat_sip_handler()
16 u_register_t x2, in rockchip_plat_sip_handler()
17 u_register_t x3, in rockchip_plat_sip_handler()
18 u_register_t x4, in rockchip_plat_sip_handler()
21 u_register_t flags) in rockchip_plat_sip_handler()
/trusted-firmware-a/bl1/
A Dbl1_private.h25 u_register_t bl1_fwu_smc_handler(unsigned int smc_fid,
26 u_register_t x1,
27 u_register_t x2,
28 u_register_t x3,
29 u_register_t x4,
/trusted-firmware-a/include/lib/pmf/
A Dpmf.h62 u_register_t mpidr,
67 u_register_t x1,
68 u_register_t x2,
69 u_register_t x3,
70 u_register_t x4,
73 u_register_t flags);
/trusted-firmware-a/plat/arm/common/sp_min/
A Darm_sp_min_setup.c98 bl33_image_ep_info.args.arg2 = (u_register_t)ARM_PRELOADED_DTB_BASE; in arm_sp_min_early_platform_setup()
136 void plat_arm_sp_min_early_platform_setup(u_register_t arg0, u_register_t arg1, in plat_arm_sp_min_early_platform_setup()
137 u_register_t arg2, u_register_t arg3) in plat_arm_sp_min_early_platform_setup()
158 void sp_min_early_platform_setup2(u_register_t arg0, u_register_t arg1, in sp_min_early_platform_setup2()
159 u_register_t arg2, u_register_t arg3) in sp_min_early_platform_setup2()

Completed in 32 milliseconds

12345678910>>...16