Home
last modified time | relevance | path

Searched refs:CLK_PCIE_P0_OBFF_EN (Results 1 – 4 of 4) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7629-clk.h184 #define CLK_PCIE_P0_OBFF_EN 7 macro
A Dmt7622-clk.h243 #define CLK_PCIE_P0_OBFF_EN 7 macro
/u-boot/arch/arm/dts/
A Dmt7622.dtsi234 <&pciesys CLK_PCIE_P0_OBFF_EN>,
/u-boot/drivers/clk/mediatek/
A Dclk-mt7622.c479 GATE_PCIE(CLK_PCIE_P0_OBFF_EN, CLK_TOP_4MHZ, 19),

Completed in 7 milliseconds