Home
last modified time | relevance | path

Searched refs:CLK_SET_RATE_PARENT (Results 1 – 12 of 12) sorted by relevance

/u-boot/drivers/clk/imx/
A Dclk.h60 return clk_register_gate2(NULL, name, parent, CLK_SET_RATE_PARENT, reg, in imx_clk_gate2()
68 CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE, in imx_clk_gate4()
77 flags | CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE, in imx_clk_gate4_flags()
85 CLK_SET_RATE_PARENT, mult, div); in imx_clk_fixed_factor()
91 return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT, in imx_clk_divider()
99 return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT, in imx_clk_busy_divider()
107 CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE, in imx_clk_divider2()
169 return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, reg, in imx_clk_gate()
176 return clk_register_gate(NULL, name, parent, flags | CLK_SET_RATE_PARENT, reg, in imx_clk_gate_flags()
184 CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE, in imx_clk_gate3()
A Dclk-imx8mm.c263 CLK_SET_RATE_PARENT)); in imx8mm_clk_probe()
268 CLK_SET_RATE_PARENT)); in imx8mm_clk_probe()
273 CLK_SET_RATE_PARENT)); in imx8mm_clk_probe()
278 CLK_SET_RATE_PARENT)); in imx8mm_clk_probe()
283 CLK_SET_RATE_PARENT)); in imx8mm_clk_probe()
A Dclk-imxrt1050.c154 CLK_SET_RATE_PARENT)); in imxrt1050_clk_probe()
159 CLK_SET_RATE_PARENT)); in imxrt1050_clk_probe()
164 CLK_SET_RATE_PARENT)); in imxrt1050_clk_probe()
169 CLK_SET_RATE_PARENT)); in imxrt1050_clk_probe()
A Dclk-imx8mn.c280 CLK_SET_RATE_PARENT)); in imx8mn_clk_probe()
285 CLK_SET_RATE_PARENT)); in imx8mn_clk_probe()
290 CLK_SET_RATE_PARENT)); in imx8mn_clk_probe()
295 CLK_SET_RATE_PARENT)); in imx8mn_clk_probe()
300 CLK_SET_RATE_PARENT)); in imx8mn_clk_probe()
A Dclk-imx8mp.c295 …, base + 0x50, 4, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT)); in imx8mp_clk_probe()
296 …s", base + 0x84, 4, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels), CLK_SET_RATE_PARENT)); in imx8mp_clk_probe()
297 …, base + 0x94, 4, 1, sys_pll1_bypass_sels, ARRAY_SIZE(sys_pll1_bypass_sels), CLK_SET_RATE_PARENT)); in imx8mp_clk_probe()
298 … base + 0x104, 4, 1, sys_pll2_bypass_sels, ARRAY_SIZE(sys_pll2_bypass_sels), CLK_SET_RATE_PARENT)); in imx8mp_clk_probe()
299 … base + 0x114, 4, 1, sys_pll3_bypass_sels, ARRAY_SIZE(sys_pll3_bypass_sels), CLK_SET_RATE_PARENT)); in imx8mp_clk_probe()
A Dclk-imxrt1020.c110 CLK_SET_RATE_PARENT)); in imxrt1020_clk_probe()
115 CLK_SET_RATE_PARENT)); in imxrt1020_clk_probe()
/u-boot/include/
A Dsandbox-clk.h41 CLK_SET_RATE_PARENT, mult, div); in sandbox_clk_fixed_factor()
49 return clk_register_divider(NULL, name, parent, CLK_SET_RATE_PARENT, in sandbox_clk_divider()
57 return clk_register_gate(NULL, name, parent, CLK_SET_RATE_PARENT, in sandbox_clk_gate()
72 CLK_SET_RATE_PARENT, reg, shift, in sandbox_clk_gate2()
/u-boot/test/dm/
A Dclk_ccf.c37 ut_asserteq(CLK_SET_RATE_PARENT, clk->flags); in dm_test_clk_ccf()
43 ut_asserteq(CLK_SET_RATE_PARENT, clk->flags); in dm_test_clk_ccf()
52 ut_asserteq(CLK_SET_RATE_PARENT, clk->flags); in dm_test_clk_ccf()
88 ut_asserteq(CLK_SET_RATE_PARENT, pclk->flags); in dm_test_clk_ccf()
/u-boot/drivers/clk/ti/
A Dclk-mux.c110 if ((clk->flags & CLK_SET_RATE_PARENT) == 0) in clk_ti_mux_set_rate()
146 if ((clk->flags & CLK_SET_RATE_PARENT) == 0) in clk_ti_mux_round_rate()
231 priv->flags |= CLK_SET_RATE_PARENT; in clk_ti_mux_of_to_plat()
A Dclk-gate.c70 priv->flags |= CLK_SET_RATE_PARENT; in clk_ti_gate_of_to_plat()
A Dclk-divider.c115 if (!(clk->flags & CLK_SET_RATE_PARENT)) { in clk_ti_divider_best_div()
195 if (clk->flags & CLK_SET_RATE_PARENT) { in clk_ti_divider_set_rate()
303 priv->flags |= CLK_SET_RATE_PARENT; in clk_ti_divider_of_to_plat()
/u-boot/include/linux/
A Dclk-provider.h33 #define CLK_SET_RATE_PARENT BIT(2) /* propagate rate change up one level */ macro

Completed in 74 milliseconds