Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DCSRBAR_PHYS (Results 1 – 25 of 32) sorted by relevance

12

/u-boot/board/varisys/cyrus/
A Dlaw.c20 #ifdef CONFIG_SYS_DCSRBAR_PHYS
22 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
A Dtlb.c98 #ifdef CONFIG_SYS_DCSRBAR_PHYS
99 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/freescale/t208xqds/
A Dlaw.c24 #ifdef CONFIG_SYS_DCSRBAR_PHYS
26 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
A Dtlb.c114 #ifdef CONFIG_SYS_DCSRBAR_PHYS
115 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/freescale/t208xrdb/
A Dlaw.c24 #ifdef CONFIG_SYS_DCSRBAR_PHYS
26 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
A Dtlb.c114 #ifdef CONFIG_SYS_DCSRBAR_PHYS
115 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/freescale/t4rdb/
A Dlaw.c21 #ifdef CONFIG_SYS_DCSRBAR_PHYS
23 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
A Dtlb.c96 #ifdef CONFIG_SYS_DCSRBAR_PHYS
97 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/freescale/t102xrdb/
A Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
24 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
A Dtlb.c86 #ifdef CONFIG_SYS_DCSRBAR_PHYS
87 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/freescale/t104xrdb/
A Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
24 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
A Dtlb.c99 #ifdef CONFIG_SYS_DCSRBAR_PHYS
100 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/freescale/common/p_corenet/
A Dlaw.c27 #ifdef CONFIG_SYS_DCSRBAR_PHYS
29 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
A Dtlb.c133 #ifdef CONFIG_SYS_DCSRBAR_PHYS
134 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/keymile/kmp204x/
A Dlaw.c23 #ifdef CONFIG_SYS_DCSRBAR_PHYS
25 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
A Dtlb.c92 #ifdef CONFIG_SYS_DCSRBAR_PHYS
93 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/board/keymile/kmcent2/
A Dlaw.c15 SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_4M, LAW_TRGT_IF_DCSR),
A Dtlb.c74 SET_TLB_ENTRY(1, CONFIG_SYS_DCSRBAR, CONFIG_SYS_DCSRBAR_PHYS,
/u-boot/arch/powerpc/cpu/mpc85xx/
A Dfsl_corenet_serdes.c267 #ifndef CONFIG_SYS_DCSRBAR_PHYS
268 #define CONFIG_SYS_DCSRBAR_PHYS 0x80000000 /* Must be 1GB-aligned for rev1.0 */ macro
318 struct law_entry law = find_law(CONFIG_SYS_DCSRBAR_PHYS); in enable_bank()
321 law_index = set_next_law(CONFIG_SYS_DCSRBAR_PHYS, in enable_bank()
324 set_law(law.index, CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_1M, in enable_bank()
/u-boot/include/configs/
A Dt4qds.h55 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull macro
A Dkmp204x.h79 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull macro
A Dcyrus.h87 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull macro
A DP2041RDB.h87 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull macro
A Dcorenet_ds.h100 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull macro
A Dkmcent2.h172 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull macro

Completed in 31 milliseconds

12