Home
last modified time | relevance | path

Searched refs:DDRC_DRAMTMG12 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c31 { DDRC_DRAMTMG12(0), 0x00020600 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c31 { DDRC_DRAMTMG12(0), 0x00020600 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c40 { DDRC_DRAMTMG12(0), 0x00020600 },
A Dlpddr4_timing.c38 { DDRC_DRAMTMG12(0), 0x00020600 },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h425 #define DDRC_DRAMTMG12(X) (DDRC_IPS_BASE_ADDR(X) + 0x130) macro

Completed in 17 milliseconds