Home
last modified time | relevance | path

Searched refs:DDRC_DRAMTMG7 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c30 { DDRC_DRAMTMG7(0), 0x00000401 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c30 { DDRC_DRAMTMG7(0), 0x00000401 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c39 { DDRC_DRAMTMG7(0), 0x00000401 },
A Dlpddr4_timing.c37 { DDRC_DRAMTMG7(0), 0x00000401 },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h420 #define DDRC_DRAMTMG7(X) (DDRC_IPS_BASE_ADDR(X) + 0x11c) macro

Completed in 13 milliseconds