Home
last modified time | relevance | path

Searched refs:DDRC_FREQ1_DRAMTMG15 (Results 1 – 4 of 4) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c88 { DDRC_FREQ1_DRAMTMG15(0), 0x00000000 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c88 { DDRC_FREQ1_DRAMTMG15(0), 0x00000000 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing.c105 { DDRC_FREQ1_DRAMTMG15(0), 0x00000000 },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h558 #define DDRC_FREQ1_DRAMTMG15(X) (DDRC_IPS_BASE_ADDR(X) + 0x213C) macro

Completed in 13 milliseconds