Home
last modified time | relevance | path

Searched refs:DDRC_FREQ2_DRAMTMG4 (Results 1 – 4 of 4) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c104 { DDRC_FREQ2_DRAMTMG4(0), 0x05040305 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c104 { DDRC_FREQ2_DRAMTMG4(0), 0x05040305 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing.c121 { DDRC_FREQ2_DRAMTMG4(0), 0x05040305 },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h580 #define DDRC_FREQ2_DRAMTMG4(X) (DDRC_IPS_BASE_ADDR(X) + 0x3110) macro

Completed in 12 milliseconds