Home
last modified time | relevance | path

Searched refs:DDRC_PCFGQOS1_0 (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/beacon/imx8mm/
A Dlpddr4_timing.c73 { DDRC_PCFGQOS1_0(0), 0x00620096 },
/u-boot/board/freescale/imx8mm_evk/
A Dlpddr4_timing.c73 { DDRC_PCFGQOS1_0(0), 0x00620096 },
/u-boot/board/freescale/imx8mq_evk/
A Dlpddr4_timing_b0.c125 { DDRC_PCFGQOS1_0(0), 0x0062ffff },
A Dlpddr4_timing.c90 { DDRC_PCFGQOS1_0(0), 0x0062ffff },
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h522 #define DDRC_PCFGQOS1_0(X) (DDRC_IPS_BASE_ADDR(X) + 0x498) macro

Completed in 14 milliseconds