Home
last modified time | relevance | path

Searched refs:DDR_CTL_CONFIG_CPU_DDR_SYNC_MASK (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-ath79/qca956x/
A Dddr.c55 #define DDR_CTL_CONFIG_CPU_DDR_SYNC_MASK 0x00000004 macro
57 (((x) << DDR_CTL_CONFIG_CPU_DDR_SYNC_LSB) & DDR_CTL_CONFIG_CPU_DDR_SYNC_MASK)

Completed in 3 milliseconds