Home
last modified time | relevance | path

Searched refs:EMIF1_BASE (Results 1 – 8 of 8) sorted by relevance

/u-boot/cmd/ti/
A Dddr3.c166 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in ddr_check_ecc_status()
193 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in ddr_memory_ecc_err()
212 writel(ecc_ctrl, EMIF1_BASE + KS2_DDR3_ECC_ADDR_RANGE1_OFFSET); in ddr_memory_ecc_err()
213 ddr3_enable_ecc(EMIF1_BASE, 1); in ddr_memory_ecc_err()
236 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in is_addr_valid()
275 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in is_ecc_enabled()
/u-boot/arch/arm/mach-omap2/
A Demif-common.c45 set_lpmode_selfrefresh(EMIF1_BASE); in force_emif_self_refresh()
52 if (base == EMIF1_BASE) in emif_num()
359 if ((base != EMIF1_BASE) || !is_dra76x()) in dra7_enable_ecc()
457 if (is_dra76x() && (base == EMIF1_BASE) && in dra7_ddr3_init()
1207 u32 base = (emif_nr == 1) ? EMIF1_BASE : EMIF2_BASE; in emif_get_device_details()
1237 emif_nr = (base == EMIF1_BASE) ? 1 : 2; in do_sdram_init()
1344 emif1_size = get_emif_mem_size(EMIF1_BASE); in dmm_init()
1527 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in sdram_init()
1549 do_sdram_init(EMIF1_BASE); in sdram_init()
1556 emif_post_init_config(EMIF1_BASE); in sdram_init()
[all …]
A Dclocks-common.c380 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in setup_dplls()
/u-boot/arch/arm/mach-omap2/am33xx/
A Demif4.c109 if (get_emif_rev(EMIF1_BASE) == EMIF_4D5) in config_ddr()
/u-boot/arch/arm/mach-omap2/omap5/
A Dsdram.c512 emif_nr = (base == EMIF1_BASE) ? 1 : 2; in do_ext_phy_settings_omap5()
550 emif_nr = (base == EMIF1_BASE) ? 1 : 2; in do_ext_phy_settings_dra7()
A Dhwinit.c127 struct emif_reg_struct *emif = (struct emif_reg_struct *)EMIF1_BASE; in do_io_settings()
315 if (emif_base == EMIF1_BASE) in config_data_eye_leveling_samples()
/u-boot/arch/arm/mach-keystone/include/mach/
A Dhardware.h81 #define EMIF1_BASE KS2_DDR3A_EMIF_CTRL_BASE macro
/u-boot/arch/arm/include/asm/
A Demif.h19 #ifndef EMIF1_BASE
20 #define EMIF1_BASE 0x4c000000 macro

Completed in 27 milliseconds