Home
last modified time | relevance | path

Searched refs:GENMASK_ULL (Results 1 – 13 of 13) sorted by relevance

/u-boot/arch/mips/mach-octeon/include/mach/
A Dcavm-reg.h14 #define RST_BOOT_C_MUL GENMASK_ULL(36, 30)
15 #define RST_BOOT_PNR_MUL GENMASK_ULL(29, 24)
A Dcvmx-regs.h39 #define MIO_BOOT_LOC_CFG_BASE GENMASK_ULL(27, 3)
43 #define MIO_BOOT_LOC_ADR_ADR GENMASK_ULL(7, 3)
53 #define MIO_FUS_RCMD_ADDR GENMASK_ULL(7, 0)
55 #define MIO_FUS_RCMD_DAT GENMASK_ULL(23, 16)
/u-boot/drivers/watchdog/
A Docteontx_wdt.c22 #define WDOG_MODE GENMASK_ULL(1, 0)
23 #define WDOG_LEN GENMASK_ULL(19, 4)
24 #define WDOG_CNT GENMASK_ULL(43, 20)
/u-boot/drivers/usb/host/
A Ddwc3-octeon-glue.c35 #define GPIO_BIT_CFG_OUTPUT_SEL GENMASK_ULL(20, 16)
44 #define UCTL_CTL_H_CLKDIV_SEL GENMASK_ULL(26, 24)
47 #define UCTL_CTL_REF_CLK_FSEL GENMASK_ULL(37, 32)
50 #define UCTL_CTL_MPLL_MULTIPLIER GENMASK_ULL(46, 40)
52 #define UCTL_CTL_REF_CLK_SEL GENMASK_ULL(61, 60)
59 #define UCTL_SHIM_CFG_CSR_ENDIAN_MODE GENMASK_ULL(1, 0)
60 #define UCTL_SHIM_CFG_DMA_ENDIAN_MODE GENMASK_ULL(9, 8)
/u-boot/drivers/spi/
A Docteon_spi.c43 #define MPI_CFG_IDLECLKS GENMASK_ULL(9, 8)
50 #define MPI_CFG_CLKDIV GENMASK_ULL(28, 16)
52 #define MPI_CFG_IOMODE GENMASK_ULL(35, 34)
55 #define MPI_DAT_DATA GENMASK_ULL(7, 0)
59 #define MPI_STS_RXNUM GENMASK_ULL(12, 8)
61 #define MPI_TX_TOTNUM GENMASK_ULL(4, 0)
62 #define MPI_TX_TXNUM GENMASK_ULL(12, 8)
64 #define MPI_TX_CSID GENMASK_ULL(21, 20)
66 #define MPI_XMIT_TOTNUM GENMASK_ULL(10, 0)
67 #define MPI_XMIT_TXNUM GENMASK_ULL(30, 20)
[all …]
/u-boot/arch/arm/include/asm/
A Dgic-v3.h44 GENMASK_ULL(((w) - 1), 0))
78 #define GICR_PROPBASER_ADDRESS(x) ((x) & GENMASK_ULL(51, 12))
79 #define GICR_PENDBASER_ADDRESS(x) ((x) & GENMASK_ULL(51, 16))
/u-boot/drivers/i2c/
A Docteon_i2c.c20 #define TWSI_SW_DATA_MASK GENMASK_ULL(31, 0)
21 #define TWSI_SW_EOP_IA_MASK GENMASK_ULL(34, 32)
22 #define TWSI_SW_IA_MASK GENMASK_ULL(39, 35)
23 #define TWSI_SW_ADDR_MASK GENMASK_ULL(49, 40)
24 #define TWSI_SW_SCR_MASK GENMASK_ULL(51, 50)
25 #define TWSI_SW_SIZE_MASK GENMASK_ULL(54, 52)
28 #define TWSI_SW_OP_MASK GENMASK_ULL(60, 57)
29 #define TWSI_SW_EIA GENMASK_ULL(61)
/u-boot/arch/x86/include/asm/arch-apollolake/
A Dsystemagent.h30 #define VTBAR_MASK GENMASK_ULL(39, 12)
/u-boot/drivers/gpio/
A Docteon_gpio.c34 #define GPIO_CONST_GPIOS_MASK GENMASK_ULL(7, 0)
40 #define GPIO_BIT_CFG_PIN_SEL_MASK GENMASK_ULL(26, 16)
/u-boot/include/linux/
A Dbitops.h37 #define GENMASK_ULL(h, l) \ macro
/u-boot/drivers/firmware/
A Dti_sci.h595 #define TISCI_ADDR_LOW_MASK GENMASK_ULL(31, 0)
596 #define TISCI_ADDR_HIGH_MASK GENMASK_ULL(63, 32)
/u-boot/drivers/mtd/nand/raw/
A Docteontx_nand.c233 #define NDF_MISC_NBR_HWM GENMASK_ULL(26, 24)
235 #define NDF_MISC_WAIT_CNT GENMASK_ULL(23, 18)
237 #define NDF_MISC_FR_BYTE GENMASK_ULL(17, 7)
266 #define NDF_DMA_CFG_SIZE GENMASK_ULL(55, 36)
271 #define NDF_ST_REG_EXE_SM GENMASK_ULL(14, 11)
273 #define NDF_ST_REG_BT_SM GENMASK_ULL(10, 7)
277 #define NDF_ST_REG_RD_FF GENMASK_ULL(5, 4)
281 #define NDF_ST_REG_MAIN_SM GENMASK_ULL(2, 0)
/u-boot/drivers/net/
A Dmvpp2.c1296 tx_desc->pp22.buf_dma_addr_ptp &= ~GENMASK_ULL(40, 0); in mvpp2_txdesc_dma_addr_set()
1347 return rx_desc->pp22.buf_dma_addr_key_hash & GENMASK_ULL(40, 0); in mvpp2_rxdesc_dma_addr_get()
1356 return rx_desc->pp22.buf_cookie_misc & GENMASK_ULL(40, 0); in mvpp2_rxdesc_cookie_get()

Completed in 41 milliseconds